

# Quad-core 64-bit Industrial Device Processor

## Overview

T536 family features high-performance quad-core Cortex™-A55 platform SoCs for the Industrial and intelligent hardware fields. T536 family can be applied in interactive terminals, smart manufacturing, and other intelligent hardware and Industrial devices.

### High-Performance Compute Engine

The T536 integrates an quad-core Cortex™-A55 CPU with independent L2 cache per core and a single-core E907 RISC-V with computing power scalability. T536 also has a neural processing unit (NPU) delivering up to 3 TOPS. With multiple heterogeneous expansion modes and multiple OS architectures, This processor family can meet the requirements of different application scenarios.

### Rich Interfaces

T536 family supports the combination of RGB/MIPI DSI/LVDS interfaces. The T536 also supplies high-speed interfaces for connectivity with 2 x GMAC and 1 x USB3.1 Gen1&PCIe2.1 Combo. In addition, the T536 processors contain 4 x CAN-FD and 1 x Local Bus for industrial application and expansion.

### Industrial Grade Quality

Industrial temperature range: -40°C to 85 °C T<sub>a</sub>

## Differentiated Features

Features	T536MX-CEN3	T536MX-CEN2	T536MX-CEX	T536MX-CXX
NPU	Up to 3 TOPS	Up to 2 TOPS	/	/
ECC Protection	Support	Support	Support	/

## Features

Processors	<ul style="list-style-type: none"> <li>Quad-core ARM Cortex™-A55               <ul style="list-style-type: none"> <li>- 32 KB I/D-cache+64 KB L2 cache+512 KB L3 cache</li> <li>- ECC protection on L1 cache, L2 cache, and L3 cache</li> </ul> </li> <li>Single-core E907 RISC-V MCU               <ul style="list-style-type: none"> <li>- 16 KB I-cache+16 KB D-cache</li> <li>- ECC protection on I/D cache</li> </ul> </li> <li>Embedded E902 RISC-V for low-power management</li> <li>Up to 3 TOPS NPU</li> </ul>
------------	---


# Features

<b>Memory</b>	<ul style="list-style-type: none"> <li>32-bit DDR3/DDR3L/LPDDR3/DDR4/LPDDR4/LPDDR4X interfaces with inline ECC, supporting maximum capacity of 8 GB             <ul style="list-style-type: none"> <li>Not supports 6GB (4 GB + 2 GB) LPDDR3 address space when inline ECC is enabled</li> <li>Not supports inline ECC when the DQ width of BL8 DDR(DDR3, DDR4, LPDDR3 and BL8 mode LPDDR4) is 16 bits</li> </ul> </li> <li>SD3.0, eMMC5.1, SPI NOR/NAND Flash, and RAW NAND Flash for boot</li> <li>ECC protection for SD3.0 and eMMC5.1</li> <li>8-bit parallel NAND flash interface with maximum 80-bit/1KB BCH</li> <li>One octal SPI interface for Flash devices</li> </ul>
<b>Video Engine</b>	<ul style="list-style-type: none"> <li>Video decoder and video encoder are time-multiplexed</li> </ul> <b>Video Decoder</b> <ul style="list-style-type: none"> <li>MJPEG decoder, up to 4K@15fps</li> <li>JPEG Baseline decoder, up to 1080P@60fps</li> </ul> <b>Video Encoder</b> <ul style="list-style-type: none"> <li>H.264 encoder, up to 4K@25fps</li> <li>MJPEG encoder, up to 4K@15fps</li> <li>JPEG encoder. up to 8K x 8K resolution</li> <li>Supports encoder pre-processing (ENCPP)             <ul style="list-style-type: none"> <li>Supports Geometric Distortion Correction (GDC), including Lens Distortion Correction (LDC) and Fish Eye Correction (FEC)</li> </ul> </li> </ul>
<b>Display Engine</b>	<ul style="list-style-type: none"> <li>Allwinner SmartColor2.0 post processing for an excellent display experience</li> <li>G2D hardware accelerator including rotate, mixer, and scaler functions</li> </ul>
<b>Video Input</b>	<b>ISP</b> <ul style="list-style-type: none"> <li>Maximum resolution: 4800 x 4224 (offline), 2688 x 4224(online)</li> <li>Maximum frame rate: 8M@30fps (offline), 5M@30fps (online)</li> <li>Time Division Multiplexing (TDM) mode and maximum 4-lane multiplexing</li> </ul> <b>Parallel CSI Interface</b> <ul style="list-style-type: none"> <li>8/10/12/16-bit width</li> <li>BT.656, BT.601, BT.1120, and Digital Camera (DC) protocol</li> <li>BT.656 up to 4*720P@30fps and BT.1120 up to 4*1080P@30fps</li> </ul> <b>MIPI CSI Interface</b> <ul style="list-style-type: none"> <li>4 + 4-lane/4 + 2 + 2-lane/2 + 2 + 2 + 2-lane MIPI CSI, up to 2.0 Gbit/s per lane in HS transmission, compliant with MIPI-CSI2 V1.1 and MIPI DPHY V1.1</li> <li>Maximum video capture resolution of 8M@30fps (4-lane performance)</li> </ul>
<b>Video Output</b>	<ul style="list-style-type: none"> <li>4-lane MIPI-DSI output interface up to 1920 x 1200@60fps (reduced blanking)</li> <li>LVDS interface with dual link, up to 1920 x 1080@60fps</li> <li>One RGB interface with DE/SYNC mode, up to 1920 x 1200@60fps (reduced blanking)</li> </ul>
<b>Audio</b>	<ul style="list-style-type: none"> <li>1 DAC</li> <li>1 x audio output: LINEOUTP/N</li> <li>Embedded 4 I2S/PCM interfaces, supporting maximum 16 channels, 8 kHz-384 kHz sample rate, and 8-bit-32-bit width</li> <li>Maximum 8 digital PDM microphones (DMIC)</li> <li>One OWA input and one OWA output</li> </ul>
<b>Security Engine</b>	<ul style="list-style-type: none"> <li>AES, DES, 3DES, and SM4 encryption and decryption algorithms</li> <li>MD5, SHA, and SM3 tamper proofing</li> <li>RSA, ECC, SM2 signature and verification algorithms</li> <li>Supports 160-bit hardware pseudo random number generator(PRNG) with 175-bit seed</li> <li>Supports 256-bit hardware true random number generator(TRNG)</li> <li>Integrated 2048-bit eFuse for chip ID and security application</li> </ul>
<b>Industrial Connectivity</b>	<ul style="list-style-type: none"> <li>1 x USB3.1 DRD &amp; PCIe2.1 Combo, and PCIe supports RAS DP (Data Protection) for RAMs using ECC</li> <li>1 x USB2.0 DRD, 1 x USB2.0 Host</li> <li>2 x GMAC (10/100/1000 Mbit/s port with RGMII and RMII interfaces)</li> <li>4 x CAN-FD, 1 x Local Bus</li> </ul>


# Features

<b>General Connectivity</b>	<ul style="list-style-type: none"> <li>6 x SPI, 5 x IR RX, 1 x IR TX, 9 x TWI, 17 x UART</li> <li>4-ch TPADC (TPADC pad can be used by GPADC), 34-ch PWM, 21-ch GPADC, 1-ch LRADC</li> <li>SDIO 3.0, LEDC</li> </ul>
<b>PMIC</b>	<ul style="list-style-type: none"> <li>Companion Allwinner Power Management IC</li> </ul>
<b>Package</b>	<ul style="list-style-type: none"> <li>ED-FCCSP 533 balls</li> <li>15 mm x 15 mm size, 0.5 mm ball pitch, 0.3 mm ball size</li> </ul>
<b>Process</b>	<ul style="list-style-type: none"> <li>22nm ULP</li> </ul>

# Block Diagram



# Application Diagram



## ABOUT ALLWINNER

Allwinner Technology, founded in 2007, is a outstanding designer dedicated to intelligent application SoC, high performance analog component and wireless connectivity IC. It is headquartered in Zhuhai China, with other R&D centers and offices in Shenzhen, HongKong, Xi'an, Beijing and Shanghai. Listed on the GEM of the Shenzhen Stock Exchange in 2015, with the stock code 300458.

Motivated by customer-oriented strategy, Allwinner aligns remarkable R&D teams with long-term core-technology investment in UHD video processing, high-performance multi-core CPU/GPU integration with AI and advanced manufacturing process in terms of high integration, ultra-low power consumption and full-stack integration platform, providing competitive turnkey solutions with considerate services. The products powered by Allwinner spread across from smart hardware, smart home, consumer electronics, HD media, smart video, connected car, industry control, wireless communication to analog products.

## CONTACT US

Email: [service@allwinnertech.com](mailto:service@allwinnertech.com)

This brief is for reference only and has no commitment. All content contained herein is subject to changes without notice.

©2024 Allwinner Technology Co., Ltd.