

CMT453x Bluetooth® Low Energy wireless SoC Family

Datasheet

CMT453x series use 32-bit ARM Cortex-M0 core, support BLE 5.2 and SIG Mesh, and feature a frequency up to 64 MHz, 4.2 mA radio transmit current, 3.8 mA radio receive current, +6 dBm maximum transmitting power, and -96 dBm @BLE 1 Mbps RX sensitivity.

Key Features

- CPU Core
 - 32-bit ARM Cortex-M0 core
 - Frequency up to 64 MHz
- Storage
 - 256 KB Flash
 - 48 KB SRAM
- Power Dissipation
 - Radio receive current: 3.8 mA@3.3 V
 - Radio transmit current: 4.2 mA @0 dBm/3.3 V
 - Sleep mode (48 KB RAM retention): 1.4 $\mu A @ 3\ V$
 - PD mode: 130 nA

RF Specification

- RX sensitivity: -96 dBm @BLE 1 Mbps
- RX sensitivity: -93 dBm @BLE 2 Mbps
- Power of programmable transmitter: up to +6
 dBm
- Single end antenna

Clock

• HSE: 32 MHz high speed external crystal

- LSE: 32.768 KHz low speed external crystal
- HSI: high speed internal RC 64 MHz
- LSI: low speed internal RC 32 KHz
- Support one clock output; different clock output can be configured; clock can be output after divided by four.

Reset

- Power-on/off/external pin reset
- Watchdog reset

• Communications Interface

- 2 × USART interfaces, with rate up to 4 Mbps (configurable as ISO7816, IrDA, LIN)
- 1 × LPUART interface, featuring low-power dissipation, supporting communication rate up to 9,600 bps and low-power wakeup in Sleep mode
- 2 × SPI interfaces, with rate up to 16 MHz,
 master/slave configurable, supporting I2S
- $1 \times I2C$ interface, with rate up to 1 MHz, master/slave configurable



Counter

- 1 × 16-bit advanced counter, supporting functions like input capture, output compare,
 PWM output, and quadrature encoder input; 4 independent channels, 3 of which support 6 complementary PWM outputs
- ullet 1 imes 16-bit general-purpose counter, supporting functions like input capture, output compare, PWM output, and monopulse output, with 4 independent channels
- 1 × 16-bit basic counter
- 1×24 -bit system timer
- 1 × 7-bit window watchdog (WWDG)
- 1 × 12-bit independent watchdog (IWDG)

• Analog Interface

- 1 × 10-bit 1.33 Msps ADC (configurable as 16-bit 16 Ksps), supporting 5 external single-ended channels, 1 differential MIC channel, 2 internal channels
- Built-in PGA up to 128x
- MIC BIAS voltage, adjustable between 1.6 V
 and 2.3 V

- 21 × GPIO, supporting multiplexing
- 1 × high speed 5-channel DMA controller
- $1 \times IR$ transmission controller, supporting all infrared remote control protocols
- 1 × KEYSCAN module, where 8/10/13 GPIOs support 44/65/104 key functions respectively
- RTC real-time clock, supporting perpetual calendar (that can identify leap years), alarm events, and periodic wakeup
- Support hardware CRC16 and CRC32 operations
- Operating Conditions
 - Operating voltage: 1.8 V~3.6 V
 - Operating temperature: -40°C~85°C
 - ESD: ±2 KV (HBM)
- Package
 - QFN32 (4 mm × 4 mm)
- Ordering information

Series	Part Number
CMT453x	CMT4531-EQR



Liability Disclaimer

Shenzhen Hope Microelectronics Co., Ltd reserves the right to make changes without further notice to the product to improve reliability, function or design. Shenzhen Hope Microelectronics Co., Ltd does not assume any liability arising out of the application or use of any product or circuits described herein.

Life Support Applications

Shenzhen Hope Microelectronics Co., Ltd's products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Shenzhen Hope Microelectronics Co., Ltd customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Shenzhen Hope Microelectronics Co., Ltd for any damages resulting from such improper use or sale.

Contact Information

Shenzhen Hope Microelectronics Co., Ltd.

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD,

P.R. China

Tel: +86-755-82973805

Post Code: 518055

Email: sales@hoperf.com

Website: www.hoperf.com



Contents

1	OV	ERVIEW	8
	1.1	Naming Rule	g
	1.2	DEVICE SCHEDULE	g
2	PRO	ODUCTION FEATURES	10
	2.1	Processor Core	10
	2.2	Memory	
	2.2.		
	2.2.		
	2.3	Low Power Modes	10
	2.4	CLOCK SYSTEM	11
	2.5	GENERAL PURPOSE INPUT/OUTPUT (GPIO)	12
	2.6	EXTI	13
	2.7	DMA	13
	2.8	CRC	13
	2.9	TIMER AND WATCHDOG	14
	2.9.		
	2.9.	1 1 /	
	2.9.		
	2.9. 2.9.		
	2.10	ADC	
	2.11	I2C Bus Interface (I2C)	
	2.12	Universal Synchronous/Asynchronous Receiver/Transmitter (USART)	
	2.13	SERIAL PERIPHERAL INTERFACE (SPI)	
	2.14	SERIAL AUDIO PORT (I2S)	
	2.15	REAL TIME CLOCK (RTC)	
	2.16	INFRARED CONTROLLER (IRC)	
		AUTOMATIC KEY SCANNING (KEYSCAN)	
	2.17		
	2.18	SERIAL SWD DEBUGGING INTERFACE (SWD)	Z3
3	DE	FINITION AND DESCRIPTION	24
	3.1	DEVICE PINOUT	24
	3.1.		
	3.2	DEFINITION OF PIN MULTIPLEXING	25
4	ELI	ECTRICAL CHARACTERISTICS	28
	4.1	TEST CONDITION	28
	4.1.		
	4.1.	- 71	
	4.1. 4.1.	71	
	4.1.	•	
	4.1.	.6 Power Supply Plan	29
	4.1.	1	
	4.2	ABSOLUTE MAXIMUM RATING	31



	4.3	DPERATING CONDITIONS	32
	4.3.1	General Operating Conditions	32
	4.3.2	Power-on and Power-off Operating Conditions	
	4.3.3	Characteristics of Built-in Reset and Power Control Module	
	4.3.4	Characteristics of DCDC	
	4.3.5	Characteristics of Supply Current	34
	4.3.6	Characteristics of External Clock Source	
	4.3.7	Characteristics of Internal Clock Source	37
	4.3.8	Time Required to Wake Up from Low Power Modes	38
	4.3.9	Characteristics of FLASH Memory	38
	4.3.10	Absolute Maximum (Electrical Sensitivity)	39
	4.3.11	1	
	4.3.12	Characteristics of NRST Pins	42
	4.3.13	Characteristics of TIM Timer	43
	4.3.14		
	4.3.15		
	4.3.16		
	4.3.17		
	4.3.18		
	4.3.19	Characteristics of KEYSCAN	51
	4.3.20	Characteristics of BLE	51
5	PACK	KAGE SIZE	54
	5.1 (QFN32	54
6	VEDS	SION HISTORY	E E



List of Tables

Table 1-1 Resource Configuration of CMT453x Series	9
Table 3-1 Definition of Pin	25
Table 4-1 Voltage Characteristics	31
Table 4-2 Current Characteristics	31
Table 4-3 Temperature Characteristics	32
Table 4-4 General Operating Conditions	32
Table 4-5 Power-on and Power-off Operating Conditions	32
Table 4-6 Characteristics of Built-in Reset and Power Control Module ⁽¹⁾	33
Table 4-7 Built-in DCDC Power Management Module Characteristics (1)	33
Table 4-8 Typical Current Consumption in Sleep Mode ⁽¹⁾	34
Table 4-9 Typical Current Consumption in Operating Mode	34
Table 4-10 BLE Power Dissipation	34
Table 4-11 Characteristics of HSE 32 MHz Oscillator ⁽¹⁾⁽²⁾	35
Table 4-12 Characteristics of LSE Oscillator (f _{LSE} =32.768kHz) ⁽¹⁾	36
Table 4-13 Characteristics of HSI Oscillator ⁽¹⁾⁽²⁾	37
Table 4-14 Characteristics of LSI Oscillator ⁽¹⁾	38
Table 4-15 Time Required to Wake Up from Low Power Modes	38
Table 4-16 Characteristics of Memory	38
Table 4-17 Flash Memory Life and Data Retention Period	39
Table 4-18 Absolute Maximum of ESD	39
Table 4-19 Electrical Sensitivity	40
Table 4-20 Static Characteristics of I/O ⁽¹⁾⁽²⁾	40
Table 4-21 I/O Output Voltage	41
Table 4-22 Input and Output AC Characteristics ⁽¹⁾	41
Table 4-23 Characteristics of NRST Pins	43
Table 4-24 Characteristics of TIMx ⁽¹⁾⁽²⁾	43
Table 4-25 Characteristics of I2C Interface ⁽¹⁾	45
Table 4-26 Characteristics of SPI ⁽¹⁾	46
Table 4-27 Characteristics of Temperature Sensor	49
Table 4-28 Characteristics of ADC	50
Table 4-29 Characteristics of PGA	51



Table 4-30 Characteristics of KEYSCAN	51
Table 4-31 BLE Receiving Characteristics ⁽¹⁾	52
Table 4-32 BLE Transmitting Characteristics ⁽¹⁾	52



List of Figures

Figure 1-1 Block Diagram of CMT453x Series	8
Figure 1-2 Structure of CMT453x Series Ordering Code	9
Figure 2-1 Memory Mapping	10
Figure 2-2 Clock Tree	12
Figure 3-1 QFN32 Pin Distribution of CMT453x Series	24
Figure 4-1 Load Conditions for Pins	28
Figure 4-2 Input Voltage of Pin	29
Figure 4-3 Power Supply Plan	29
Figure 4-4 Current Consumption Measurement Plan	30
Figure 4-5 Typical Application with a 32 MHz Crystal	36
Figure 4-6 Typical Application with a 32.768 kH Crystal	37
Figure 4-7 Definition of Input and Output AC Characteristics	42
Figure 4-8 Recommended NRST Pin Protection	43
Figure 4-9 AC Waveform and Measuring Circuit of I2C Bus ⁽¹⁾	46
Figure 4-10 SPI Sequence Diagram–Slave Mode and CPHA=0	48
Figure 4-11 SPI Sequence Diagram–Slave Mode and CPHA=1 ⁽¹⁾	48
Figure 4-12 SPI Sequence Diagram–Master Mode ⁽¹⁾	49
Figure 5-1 OFN32 Package Size	54



1 Overview

CMT453x Bluetooth® Low Energy wireless SoC Family is high performance, ultra-low power dissipation chips that support BLE 5.2. Equipped with 32-bit ARM Cortex®-M0 core, it features a frequency up to 64 MHz, 48 KB SRAM integrated on the chip, and 256 KB Flash.

Integrated with an advanced BLE 5.2 RF transceiver, it is compliant with the BLE 5.2 standard and provided with multiple modes including standard 1 Mbps BLE mode, enhanced 2 Mbps BLE mode, 125 kbps BLE remote mode (S8), and 500 kbps BLE remote mode (S2). In the 1 Mbps or 2 Mbps BLE mode, it supports AOA and AOD, RSSI, master/slave role, multi-connection, packet length expansion, KEYSCAN, IRC, 10-bit 1.33 Msps ADC (configurable as 16-bit 16 Ksps), analog MIC input, PGA, basic, universal and advanced timers, RTC, WWDG, IWDG, LPUART, USART, SPI, I2C, and other peripherals.

It is applicable to many application scenarios including Bluetooth KEY, OBU, data transmission module, Bluetooth voice remote controller, and smart home.

Figure 1-1 shows the block diagram of CMT453x series.





Figure 1-1 Block Diagram of CMT453x Series



1.1 Naming Rule

Figure 1-2 Structure of CMT453x Series Ordering Code



1.2 Device Schedule

Table 1-1 Resource Configuration of CMT453x Series

Model		CMT4531-EQR
Bluetooth Protocol		BLE5.2
Flash Capacity (K	B)	256
SRAM Capacity (KB)	48
CPU Frequency		ARM Cortex-M0 @64MHz
Operating Environ	ment	1.8 V~3.6 V/-40~85°C
	Universal	1 pc (TIM3)
T.'	Advanced	1 pc (TIM1)
Timer	Basic	1 pc (TIM6)
	RTC	1 pcs (RTC)
	SPI	2 pcs (SPI1, SPI2)
	I2S	2 pcs (I2S1, I2S2)
Communication Interface	I2C	1 pc (I2C)
Interface	USART	2 pcs (USART1, USART2)
	LPUART	1 pc (LPUART)
GPIO		21
DMA (channels)		1(5)
10-bit ADC (chan	nels)	1(8)
KEYSCAN		8/10/13 GPIOs support 44/65/104 keys respectively
IRC		1 pc
CRC		CRC16/CRC32
Package		QFN32 (4 mm × 4 mm)




2 Production Features

2.1 Processor Core

CMT453x series are integrated with ARM Cortex®-M0 processors.

2.2 Memory

Figure 2-1 Memory Mapping



2.2.1 Flash

256 KB Flash, with up to 256 KB for program storage and the remaining space for data storage.

2.2.2 SRAM

48 KB SRAM, full retention in the Sleep mode

2.3 Low Power Modes

CMT453x series support four low power modes.

Idle Mode

Only the CPU stops running. All peripherals are working and can wake up the CPU in the event of any interrupt/event.



Standby Mode

The power supply works as usual. The CORE power domain is turned off. The BLE is available.

• Sleep Mode

The high speed clock is switched off. The power supply runs in the low power mode. The CORE power domain and BLE are turned off.

PD Mode

All systems are shut down. Only WAKEUP IO and NRST can be woken up.

2.4 Clock System

Two high speed clocks:

- HSI oscillator clock (64 MHz)
- HSE oscillator clock (32 MHz)

Two secondary clock sources:

- LSI oscillator clock (32 KHz)
- LSE oscillator clock (32.768 KHz)

After the system is powered on and reset, HSI and HSE are enabled and the system clock is set to HSI by default. LSI can be used to drive the IWDG. Both LSI and LSE can selectively drive RTC, KEYSCAN and LPUART through a program. Moreover, LSI/LSE can automatically wake up the system in the Idle /Standby/Sleep/PD mode. If not in use, either clock source can be turned on or off independently to optimize system power dissipation.



Clock Tree /2 → BLE_CLK ADC1MSEL HSE /8 ADC CLK 16K ADC_CLK_64K PLL ADC1_CLK 4.096M SCLKSW ▶FCLK 核时钟 HCLK ➤ CPU AHB BUS хоз2мм_оит 🔓 HSE XO32MP_IN AHB SYSCLK Prescaler /1/2/4 64MHz MAX DMA_CLK/CRC_CLK HSI PCLK1 to APB1 peripherals RTC_CLK XO32KM OUT PWR_LSX_CLK BLE_LSX_CLK XO32KP IN TIM3/6_CLK KEYSCAN_LSX_CLK LSI LPUART_CLK 64MHz MAX PCLK2 to LPUART PCLK ·HSI ·HSE ·SYSCLK ·LSI ·LSE -HCLK TIM1_CLK SYSCLK TIMCLKSEL

Figure 2-2 Clock Tree

2.5 General Purpose Input/Output (GPIO)

GPIO stands for general purpose input/output. AFIO stands for alternate-function input/output. A chip supports up to 21 GPIOs, which are divided into 2 groups (GPIOA/GPIOB). GPIOA has 7 ports and GPIOB has 14 ports. GPIO ports share pins with other multiplexed peripherals and can be flexibly configured as required. Each GPIO pin can be independently configured as an output, input, or multiplexed peripheral functional port, and configured with heavy current through capability.

- GPIO ports can be configured through software to the following modes:
 - Input floating
 - Input pull-up
 - Input pull-down
 - Analog function
 - Output open-drain
 - Output push-pull



- Alternate function push-pull
- Alternate function open-drain
- Separate bit setting or bit clearing function
- All I/O supports external interrupt
- All I/Os can be woken up from low power modes, with configurable rising or falling edge
- Eight EXTIs can wake up the Sleep mode and all I/O can be multiplexed as EXTI
- PB3 can wake up I/O from the PD mode
- Support remapping of AFIO through software
- Support GPIO locking mechanism and removal of locking status through resetting
- Each I/O port register bit is freely programmable, but it must be accessed as 32-bit words (16-bit half-word or 8-bit byte access is not allowed).

2.6 EXTI

The EXTI consists of 14 edge detectors for generating interrupt/event requests. Each interrupt line can be independently configured as an event or interrupt and the corresponding trigger event (rising edge or falling edge or both). Each line can also be masked independently. A pending register maintains the status line of the interrupt request. This request can be cleared by writing a '1' in the corresponding bit of the pending register.

2.7 DMA

DMA is integrated with one universal 5-channel DMA controller to manage data transfer from memory to memory, from peripheral to memory and from memory to peripheral;

Each channel has a dedicated hardware DMA request logic, and can be triggered by software. The transmission length, source address and destination address of each channel can be set separately by software.

DMA is applicable to main peripherals including SPI, I2S, I2C, USART, ADC, and basic, universal and advanced control TIMx.

2.8 CRC

CRC is integrated with CRC32 and CRC16 to get any CRC calculation based on a fixed polynomial. Among numerous applications, CRC-based technologies are used to verify the consistency of data transmission or storage. Within the scope specified in EN/IEC 60335-1, CRC provides a means of detecting flash memory errors, and can be used to compute software signatures in real time and compare them with the signatures generated when linking and generating the software.

- CRC16: supports the polynomial X16+X15+X2+X0
- CRC16 computing time: one AHB clock period (HCLK)
- CRC32: supports the polynomial $X_{32} + X_{26} + X_{23} + X_{22} + X_{16} + X_{12} + X_{11} + X_{10} + X_8 + X_7 + X_5 + X_4 + X_2 + X_{11} + X_{12} + X_{13} + X_{14} + X_{15} + X$



- CRC32 computing time: four AHB clock periods (HCLK)
- Configurable initial value of cyclic redundancy computation
- DMA available

2.9 Timer and Watchdog

 $1 \times$ advanced timer, $1 \times$ general-purpose timer, $1 \times$ basic timer, $2 \times$ watchdog timer, and $1 \times$ system tick timer.

2.9.1 Basic Timer (TIM6)

TIM6 contains a 16-bit auto-loading counter driven by a programmable prescaler. It provides a time baseline for general-purpose timers.

Main features:

- 16-bit automatic reloading accumulating counter
- 16-bit programmable (can be modified in real time) prescaler, used for frequency demultiplication of the input clock by a coefficient ranging from 1 to 65536
- Generate an interrupt/DMA request when an event is updated (counter overflow)

2.9.2 General-purpose Timer (TIM3)

A general-purpose timer consists of one 16-bit countup/countdown auto-loading counter, one 16-bit prescaler, and 4 independent channels, each for input capture (pulse width measurement), output compare, PWM, and monopulse output;

- 16-bit countup, countdown, or countup/countdown auto-loading counter
- 16-bit programmable (can be modified in real time) prescaler; the frequency demultiplication coefficient of counter's clock frequency can be any numerical value ranging from 1 to 65536
- Four independent channels:
 - Input capture
 - Output compare
 - PWM generation (edge or middle alignment)
 - Monopulse output
- A synchronous circuit that uses an external signal control timer and allows interconnection of multiple timers
- Generate interrupt/DMA in the case of the following events:
 - Update: up/down counter overflow, counter initialization (software-based trigger or internal trigger)
 - Trigger events (startup, shutdown, and initialization of counter, or internally triggered counting)
 - Input capture
 - Output compare



- Support the incremental (quadrature) encoders for positioning and Hall sensor circuits
- Use trigger input signal as the input of external clock, or perform periodic current management

2.9.3 Advanced Timer (TIM1)

TIM1 consists of a 16-bit auto-loading counter driven by a programmable prescaler. It provides multiple functions, including measuring the pulse width of the input signal (input capture) or generating output waveform (such as output compare, PWM, and complementary PWM outputs with dead time in between). Using the timer's prescaler and RCC clock control prescaler can adjust the pulse width and waveform period from several microseconds to several milliseconds.

Main features:

- 16-bit countup, countdown, or countup/countdown auto-loading counter
- 16-bit programmable (can be modified in real time) prescaler; the frequency demultiplication coefficient of counter's clock frequency can be any numerical value ranging from 1 to 65536
- Use up to 64 MHz as timer's input clock
- Up to four independent channels:
 - Input capture
 - Output compare
 - PWM generation (edge or middle alignment)
 - Monopulse output
- Trigger time points can be configured by software in the entire PWM cycle
- Complementary output with programmable dead time
- A synchronous circuit that uses an external signal control timer or allows interconnection of multiple timers
- A repetitive counter to update the timer registers only after a given number of cycles of the counter
- Break input signal can put the timer's output signals in a reset state or in a known state
- Generate interrupt/DMA in the case of the following events:
 - Update: up/down counter overflow, counter initialization (software-based trigger or internal/external trigger);
 - Trigger events (startup, shutdown, and initialization of counter, or internally/externally triggered counting);
 - Input capture;
 - Output compare;
 - Break signal input;
- Support the incremental (quadrature) encoders for positioning and Hall sensor circuits;
- Use trigger input signal as the input of external clock, or perform periodic current management

In the debug mode, a counter can be frozen and PWM outputs are disabled, cutting off the switches controlled by those outputs. The advanced timer has many functions similar to and the same internal structure as that of the standard



TIM timer. Therefore, it can work with the TIM timer through the timer's link function to provide synchronization or event link function.

2.9.4 System Tick Timer (Systick)

This timer is tailored to a real-time operating system and can also be used as a standard downcounter. It has the following features:

- 24-bit downcounter
- Automatic re-loading function
- Generate a maskable system interrupt when the counter reaches zero
- Programmable clock source

2.9.5 Watchdog Timer (WDG)

It supports both independent watchdog (IWDG) and window watchdog (WWDG). Two watchdogs ensure higher security, time accuracy, and flexibility in use.

Independent Watchdog (IWDG)

The IWDG is based on a 12-bit downcounter and an 8-bit prescaler, and is driven by a separate, low speed RC oscillator. It still can work even if the master clock fails and operate in the Sleep mode. Once activated, the IWDG will generate a reset signal when the counter reaches 0x000 if the watchdog's counter is not cleared within a given time period. Moreover, it can also be used to reset the entire system in the event of an application error, or as a free timer to provide timeout management for applications.

Window Watchdog (WWDG)

The WWDG is typically used to monitor software failures caused by deviation of an application from the normal running sequence due to external disturbances or unforeseen logical conditions. Unless the value of a downcounter is refreshed before the T6 bit reaches zero, the watchdog circuit will generate a chip reset when the preset time cycle is reached. A chip reset is also generated if the value of a 7-bit downcounter (in the control register) is refreshed before the downcounter reaches the value of the window register. This indicates that the downcounter needs to be refreshed in a finite time window.

Main features:

- WWDG is driven by the clock obtained after frequency demultiplication of APB1 clock
- Programmable free-running downcounter
- Conditional reset
- A reset occurs when the value of the downcounter is less than 0x40 if the watchdog is enabled;
- A reset occurs when the downcounter is reloaded outside the window if the watchdog is enabled;
- If the watchdog is enabled and interrupt is allowed, an EWI is generated when the value of the downcounter reaches 0x40, and it can be used to reload the counter to avoid resetting WWDG.

2.10 ADC

Support 10-bit 1.33 Msps ADC (configurable as 16-bit 16 Ksps), single-ended or differential AMIC, and built-in



PGA with a gain up to 42 dB.

Provide adjustable (1.6–2.3 V) MIC BIAS voltage for MIC.

Up to 8 channels, including 5 external single-ended channels, 1 differential MIC channel, and 2 internal channels. Two internal channels are VCC detection channel and temperature sensor channel. For 5 external channels, the detection range of channels 1 (PB10) and 2 (PB9) is 0V-1V, and that of channels 3 (PB8), 4 (PB7), and 5 (PB6) is 0V-3.6V. the input voltage of channels 3 (PB8), 4 (PB7), and 5 (PB6) <=VCC+300 mV.

In the audio mode, using the built-in PGA and microphone bias, MIC signals are amplified by the PGA, and then converted to digital signals by an ADC. After the audio input control (low-pass decimation filter and optional energy and zero-cross detection), the audio data is stored in the system RAM through DMA. Finally, 16-bit 16 kHz audio signal format data is output.

Main features:

- Support AMIC input, with adjustable microphone bias
- PGA supports single-ended or differential input and adjustable gain
- Support one ADC, which can measure 5 external single-ended channels, 1 differential MIC channel, and 2 internal channels (input channels are optional)
- Support two internal channels, including TempSensor and VCC
- 10-bit 1.33 Msps ADC (configurable as 16-bit 16 Ksps)
- Support digital decimation filter to 16-bit and noise filter
- Support single and continuous conversion modes
- A DMA request can be generated during channel switching
- The analog watchdog feature allows an application to detect whether the input PB10 voltage exceeds a userdefined high/low threshold
- An interrupt occurs at the end of switching or in the case of an analog watchdog event
- In the audio mode, the filter's output data is stored in a 16-bit data register, and in the general mode, the data is right-aligned and stored in a 16-bit data register
- In the audio mode, data is output in 16-bit 16 Ksps signed mono PCM format, and in the general mode, data is output in 10-bit 1.33 Msps unsigned format

2.11 I2C Bus Interface (I2C)

The I2C bus interface provides multi-master function that controls all the I2C bus specific sequences, protocol, arbitration and timing. It supports multiple communication rate modes (up to 1 MHz), DMA operations, and SMBus 2.0. The I2C module suits multiple purposes, including CRC code generation and verification, SMBus (System Management Bus), and PMBus (Power Management Bus).

- Multi-master function: The module can be either a master device or a slave device
- Functions of I2C master device



- Generate a clock
- Generate start and stop signals
- Functions of I2C slave device
 - Programmable address detection
 - The I2C interface supports 7-bit or 10-bit addressing, and dual-slave address responsiveness in 7-bit slave mode
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addresses; broadcast call
- Support different communication rates
 - Standard rate (up to 100 kHz)
 - Rapid (up to 400 kHz)
 - Rapid+(up to 1 MHz)
- Support multiple status flags
 - Transmitter/receiver mode flag
 - End of byte transmission flag
 - I2C bus busy flag
- Support multiple error flags
 - Arbitration is lost in the master mode
 - Acknowledgement (ACK) error after address/data transmission
 - Detection of a start or stop condition of misplacement
 - Overflow or underflow when the clock stretching function is disabled
- One interrupt vector:
 - Event interrupt and error interrupt share an interrupt vector
- Optional clock stretching function
- DMA with single-byte cache
- Generation or verification of configurable PEC
 - The PEC value can be transmitted as the last byte in the transmitter mode
 - PEC for the last received byte
- Compatible with SMBus 2.0
 - 25 ms clock low timeout delay
 - 10 ms cumulative time for low clock extension for master device



- 25 ms cumulative time for low clock extension for slave device
- Generation or verification of hardware PEC with ACK control
- Support address resolution protocol (ARP)
- Compatible with SMBus

2.12 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The USART is integrated with 3 serial receiver/transmitter interfaces, including USART1, USART2, and LPUART. USART1 and USART2 interfaces support synchronous/asynchronous communication, IrDA SIR ENDEC transmission coding and decoding, multiprocessor communication mode, single-wire half-duplex communication mode, and LIN master/slave function.

USART1 and USART2 interfaces also support the CTS and RTS hardware flow control, and the single-wire mode such as the ISO7816 smart card standard. DMA is available to both interfaces.

- Full-duplex asynchronous communication
- Single-wire half-duplex communication
- NRZ standard format
- Fractional baud rate generator system a common programmable transmitting and receiving baud rate up to 4 Mbits/s
- Programmable data word length (8 or 9 bits)
- Configurable stop bits support for 1 or 2 stop bits
- LIN master is capable of sending synchronous break and LIN slave is capable of detecting the break: 13-bit break is generated and 10/11-bit break is detected when USART hardware is configured to LIN
- Transmitter clock output for synchronous transmission
- IRDA SIR encoder-decoder: Support for 3/16 bit duration in normal mode
- Smart card emulation capability
 - The smart card interface supports the asynchronous smart card protocol as defined in the ISO7816-3 standard
 - 0.5 and 1.5 stop bits for smart card
- Single-wire half-duplex communication
- Configurable multi-buffer communication using DMA buffering of received/transmitted bytes in SRAM using centralized DMA
- Separate enable bits for transmitter and receiver
- Detection flags



- Receive buffer full
- Transmit buffer empty
- End of transmission flags
- Checking control
 - Send check bits
 - Check the received data
- Four error detection flags
 - Overflow error
 - Noise error
 - Frame error
 - Checking error
- Ten USART interrupt sources with flags
 - CTS change
 - LIN break detection
 - Transmit data register empty
 - Transmission completed
 - Receive data register full
 - Detected idle bus
 - Overflow error
 - Frame error
 - Noise error
 - Checking error
- Multiprocessor communication If addresses do not match, enable the silent mode
- Wake up from silent mode (by detecting idle bus or address flag)
- Two ways to wake up the receiver: address bit (MSB, 9th bit), bus idle
- Mode configuration:

Communication mode	USART1	USART2	LPUART
Asynchronous mode	Supported	Supported	Supported
Hardware flow control	Supported	Supported	Supported



Multi-buffer communication (DMA)	Supported	Supported	Supported
Multiprocessor communication	Supported	Supported	Not supported
Synchronous	Supported	Supported	Not supported
Single-wire half-duplex	Supported	Supported	Not supported
Smart card	Supported	Supported	Not supported
IrDA	Supported	Supported	Not supported
LIN	Supported	Supported	Not supported

2.13 Serial Peripheral Interface (SPI)

Two SPIs are provided, allowing half-duplex/full-duplex, synchronous, and serial communication between chips and peripherals. SPI can be configured to operate in the master mode and provide a communication clock (SCK) for the external slave device. Moreover, SPI can also work in the multi-master mode and use the CRC based reliable communication.

- Full-duplex synchronous transmission
- Double-wire simplex synchronous transmission with/without the third two-way data cable
- 8-bit or 16-bit transmission frame format
- Support master or slave mode
- Support multi-master mode
- Rapid communication between master and slave modes
- NSS management can be performed by software or hardware in the master or slave mode: dynamic switching
 of master/slave mode
- Programmable clock polarity and phase
- Programmable data sequence, with MSB or LSB in the first order
- Dedicated transmit and receive flags to trigger interrupt
- SPI bus busy flag
- Support reliable communication based on hardware CRC
 - The CRC value can be transmitted as the last byte in the transmitter mode
 - Automatic CRC for the last received byte in the full-duplex mode
- Master mode failure, overload, and CRC error flags that trigger interrupt
- Single-byte transmitting and receiving buffers with DMA feature: Generate transmission and receiving



requests

• Maximum interface rate: 16 Mbps

2.14 Serial Audio Port (I2S)

I2S, a 3-pin synchronous serial interface communication protocol, operates in master or slave mode, supports an audio sample frequencies ranging from 8 kHz to 96 kHz, and can be configured as 16/24/32-bit transmission or as input or output channel. It is compatible with four audio standards, namely, the Philips' I2S standard, the MSB and LSB alignment standards, and the PCM standard.

It works in both master and slave modes in half-duplex communication. When it works as the master device, it provides clock signals to external slave devices through the interface.

Main features:

- Half-duplex communication (either transmitting or receiving only at a time)
- Master or slave operation
- 8-bit linear programmable prescaler, helping obtain an accurate audio sample frequency (8 kHz~96 kHz)
- 16/24/32-bit data format
- 16-bit (16-bit data frame) or 32-bit (16/24/32-bit data frame) fixed packet frame for audio channel
- Programmable clock polarity (stable state)
- Underflow flag bit in the slave transmitter mode and overflow flag bit in the master/slave receiving mode
- 16-bit data register to transmit and receive, one in each end of the channel
- Supported I2S protocols
 - Philips' I2S standard
 - MSB alignment standard (left-justified)
 - LSB alignment standard (right-justified)
 - PCM standard (a 16-bit channel frame with long or short frame synchronization; or extension from a 16-bit data frame to a 32-bit channel frame)
- Data sequence: MSB is always in the first order
- DMA is available to both transmitter and receiver

2.15 Real Time Clock (RTC)

RTC has a set of BCD timers/counters that count independently continuously. In the corresponding software configuration, RTC can provide the calendar function. RTC also has a programmable alarm clock interrupt.

The two 32-bit registers contain the subsecond, second, minute, hour (in 12- or 24-hour format), day of the week, day (day of the month), month, and year data in decimal format (BCD).

The subsecond value is provided by a separate 32-bit register in binary format. The other 32-bit register contains programmable second, minute, hour, day of the week, day, month, and year data.



RTC has the feature of automatic wakeup in the low power mode.

2.16 Infrared Controller (IRC)

The infrared controller can generate different infrared protocol signals by configuring different types of coding through software, and supports the software-based infrared self-learning function.

Main features:

- Carrier frequency range: 30 kHz~60 kHz
- Support pulse width coding and pulse spacing coding
- Support Manchester coding
- Support carrier-free mode
- Support any combination of Mark code and Space code
- Provide 16 (depth) × 21-bit (width) Code FIFO for storing coded commands
- Support repeatedly sending commands
- Generate interrupt upon the end of transmission

2.17 Automatic Key Scanning (KEYSCAN)

Support 8/10/13 IO ports that support 44/65/104 keys respectively.

Support configurable key jitter elimination.

Support automatic scanning, software scanning, low-power dissipation scanning modes.

- Automatic mode: Scanning performs at the configured fixed time interval
- Low power mode: A round of scanning (three times) is performed after the detection key is pressed
- Software mode: Scanning is triggered by the software

2.18 Serial SWD Debugging Interface (SWD)

A SWJ-DP interface with built-in ARM, it integrates JTAG and serial single-wire debugging interfaces, and supports connecting to the serial single-wire debugging interface or JTAG interface. The TMS and TCK signals of JTAG share pins with SWDIO and SWCLK respectively.




3 Definition and Description

3.1 Device Pinout

3.1.1 QFN32

Figure 3-1 QFN32 Pin Distribution of CMT453x Series





3.2 Definition of Pin Multiplexing

Table 3-1 Definition of Pin

Pin No. (QFN32)	Pin Name (Default Function)	Туре	Alternate Function	Function Description
1	PA2	I/O	SPI1_MOSI(I2S1_SD) KEY3	
2	PA3	I/O	SPI1_MISO(I2S1_MCK) KEY4	
3	RESET	AIO		
4	PB0	I/O	TIM1_CH1 SPI2_NSS(I2S2_WS) USART1_RTS LPUART_RTS KEY11	
5	PA4 (SWDCLK)	I/O	TIM1_CH3N USART1_TXD(7816_TX1) KEY9	
6	PA5 (SWDIO)	I/O	TIM1_ETR USART1_RXD(7816_RST1) KEY10	
7	PA6	I/O	TIM1_BKIN USART2_TXD USART1_CK(7816_CLK1) KEY5	
8	VDD_FLASH	S		External 2.2 uF capacitor
9	PB8 (XO32KP_IN)	I/O	TIM1_CH1 IIC_SDA USART1_RTS KEY7	ADC3
10	PB9 (XO32KM_OUT)	I/O	TIM1_CH2 IIC_SCL USART1_CTS KEY8	ADC2
11	PB1	I/O	TIM1_CH2 SPI2_CLK(I2S2_CLK) USART1_CTS LPUART_TXD KEY12 ANT_SW4	
12	PB2	I/O	TIM1_CH3 SPI2_MOSI	



			LPUART RXD	
			KEY13	
			ANT_SW5	
			TIM1_CH4	
			SPI2_MISO(I2S_MCK)	
13	DD2	I/O		WAVELID
13	PB3	1/0	LPUART_CTS	WAKEUP
			PA_LDO_EN	
			ANT_SW1	
			SPI2_CLK(I2S2_CLK)	
14	PB4	I/O	TIM3_CH1(IRC_TX)	
			USART2_TXD(7816_TX2)	
			ANT_SW6	
			SPI2_MISO(I2S2_MCK)	
			TIM3_CH2(IRC_RX)	
15	PB5	I/O	USART2_RXD(7816_RST2)	
			RCC_MCO	
			ANT_SW7	
			SPI2_MOSI(I2S2_SD)	
			TIM3_CH3	
16	PB6	I/O	IIC_SDA	ADC5
10	150		USART1_TXD	71200
			SWDCLK	
			ANT_SW2	
			SPI2_NSS(I2S2_WS)	
			TIM3_CH4	
17	PB7	I/O	IIC_SCL	ADC4
1 /	TD/	1/0	USART1_RXD	преч
			SWDIO	
			ANT_SW3	
			TIM1_CH3	
			LPUART_RTS	
18	PB10	I/O	USART2_RXD	ADC1
			IIC_SMBA	
			KEY6	
			TIM1_CH1N	
19	PB12	I/O	LPUART_TXD	AMIC_BIAS
			USART2_CTS	
			TIM1_CH4	
20	DD 11	1/0	LPUART_RXD	ANGCN
20	PRII	1/O	USART2_RTS	AMIC_N
			IIC_SMBA	
			TIM1_CH2N	
21	1	*/0		ANG D
21	PB13	I/O	LPUART_CTS	AMIC_P
20	PB11	I/O	USART2_CTS TIM1_CH4 LPUART_RXD USART2_RTS IIC_SMBA TIM1_CH2N	AMIC_N



22	VCC	S		Power supply for chip
23	SWITCH	S		DCDC external Interface
24	VDCDC	S		DCDC output
25	RFIOP	AIO		Antenna port
26	VDD_PA	S		PA power supply
27	VDCDCRF	S		DCDC output, connecting to VDCDC
28	VCCRF	S		Power supply for chip
29	XO32MM_OUT	AIO		External 32 MHz crystal
30	XO32MP_IN	AIO		External 32 MHz crystal
31	PA0	I/O	SPI1_NSS(I2S1_WS) KEY1	
32	PA1	I/O	SPI1_CLK(I2S1_CLK) KEY 2	
33	GND	S		Ground

I = input, O = output, S = power supply, AIO = analog IO

Upon resetting, the I/O port is configured to the analog input mode. But the following signals are not applicable:

- ➤ Input pull-up mode for NRST by default
- > PA4: SWCLK under the input pull-down mode
- ➤ PA5: SWDIO under the input pull-up mode



4 Electrical Characteristics

4.1 Test Condition

All voltages are based on V_{SS} unless otherwise specified.

4.1.1 Minimum and Maximum

Unless otherwise specified, all minimums and maximums will be guaranteed under the worst ambient temperature, supply voltage and clock frequency conditions by testing 100% of the product at ambient temperature T_A =25°C and T_A = T_{Amax} (T_{Amax} matches the specified temperature range) on the production line.

The annotations listed below each table are the data obtained through laboratory tests, design simulations and/or process characteristics, and will not be tested on the production line. On the basis of laboratory tests, the minimums and maximums are obtained by taking the average of the samples tested and adding to or subtracting from it three times the standard deviation (average $\pm 3\Sigma$).

4.1.2 Typical Values

Unless otherwise specified, the typical data is based on $T_A=25^{\circ}C$ and VCC=3.3 V (1.8 $V\leq VCC\leq 3.6 \text{ V}$). Such data is used for guiding the design only and is not tested.


4.1.3 Typical Curve

Unless otherwise specified, the typical curve is used for guiding the design only and is not tested.

4.1.4 Load Capacitance

Figure 4-1 shows the load conditions for measuring pin parameters.

Figure 4-1 Load Conditions for Pins




4.1.5 Input Voltage of Pin

Figure 4-2 shows how to measure the input voltage of a pin.




Figure 4-2 Input Voltage of Pin




4.1.6 Power Supply Plan

Figure 4-3 Power Supply Plan



(a) VDCDC/VDCDCRF uses the internal DCDC power supply






- (b) VDCDC/VDCDCRF uses the external power supply
- (1) The load capacitance C_L required by different crystals or resonators is usually different, refer to section 4.3.6 for details.
- (2)In the case of low ripple requirements, the 1uF capacitor can be used without soldering.
- (3) It is recommended to add TVS at the power supply pin as well as the antenna port for protection against ESD, and the junction capacitance of the TVS at the antenna port should not exceed 0.3pF.

4.1.7 Current Consumption Measurement

Figure 4-4 Current Consumption Measurement Plan





4.2 Absolute Maximum Rating

The load applied to the device in excess of the value given in the "absolute maximum rating" tables (Tables 4-1, 4-2, and 4-3) may cause permanent damage to the device. The maximum allowable load is given here, but it does not mean that the functions of the device work well under these conditions. The device reliability will be affected if the device works at the maximum conditions for a long time.

Symbol	Description	Minimum	Maximum	Unit
VCC-VSS	External main supply voltage (including VCCRF and VCC) ⁽¹⁾	-0.3	3.6	V
V _{IN}	Input voltage on other pins ⁽²⁾	VSS-0.3	VCC+0.3	
Vesd(hbm)	Electrostatic discharge (ESD) voltage (human body model)	See Section 4.3.10		

Table 4-1 Voltage Characteristics

⁽²⁾ $I_{INJ(PIN)}$ must not exceed its limit (see Table 4-2), ensuring that V_{IN} does not exceed its maximum. If impossible, you need to guarantee that the external limit $I_{INJ(PIN)}$ does not exceed its maximum. When V_{IN} <0.58, there is a reverse injection current.

Symbol	Description	Maximum (1)	Unit
Ivcc	Ivcc Total current (supply current) passing through VCC/VCCRF power cable ⁽¹⁾		
Ivss	Total current (output current) passing through VSS ground wire ⁽¹⁾	150	
ī	Output sink current of any I/O and control pins	12	
I _{IO}	Output current of any I/O and control pins	-12	
	Injection current of NRST pin	+/-5	mA
I _{INJ(PIN)} ⁽²⁾⁽³⁾	Injection current of HSE's OSC_IN pin and LSE's OSC_IN pin	+/-5	
	Injection current of other pins ⁽⁴⁾		
$\sum I_{\text{INJ(PIN)}}^{(2)}$	Total injection current of all I/O and control pins ⁽⁴⁾	+/-150	

Table 4-2 Current Characteristics

⁽¹⁾ All power supply (VCC, VCCRF) and ground (VSS) pins must be connected to an external power supply system within the permissible range.

⁽¹⁾ All power supply (VCC, VCCRF) and ground (VSS) pins must be connected to an external power supply system within the permissible range.

⁽²⁾ $I_{INJ(PIN)}$ must not exceed its limit, ensuring that V_{IN} does not exceed its maximum. If impossible, you need to guarantee that the external limit $I_{INJ(PIN)}$ does not exceed its maximum.



(3) When several I/O ports have injection current simultaneously, the maximum $\sum I_{INJ(PIN)}$ is the sum of immediate absolute values of forward injection current and reverse injection current.

Table 4-3 Temperature Characteristics

Symbol	Description	Value	Unit
Tstg	Storage temperature range	-40 to + 125	°C
Tı	Maximum junction temperature	105	°C
MSL ⁽¹⁾	Moisture Sensitivity Level	3	

⁽¹⁾ Generally follows Industry Standards IPC/JEDEC J-STD-020 and J-STD-033 to determine the moisture sensitivity level and corresponding floor life time.

4.3 Operating Conditions

4.3.1 General Operating Conditions

Table 4-4 General Operating Conditions

Symbol	Parameter	Condition	Minimum	Maximum	Unit
f_{HCLK}	Internal AHB clock frequency			64	
f _{PCLK1}	Internal APB1 clock frequency			32	MHz
f_{PCLK2}	Internal APB2 clock frequency			64	
VCC	Standard operating voltage		1.8	3.6	V
VCCRF	Analog operating voltage		1.8	3.6	V
T_{A}	Ambient temperature		-40	85	°C
T_J	Junction temperature range		-40	105	°C

4.3.2 Power-on and Power-off Operating Conditions

The parameters in the following table are obtained by testing at the ambient temperature listed in Table 4-4.

Table 4-5 Power-on and Power-off Operating Conditions

Symbol	Parameter	Condition	Minimum	Maximum	Unit
Tvcc	VCC rising speed	VCC=3.3 V	20	8	μs/V



	VCC lowering speed	100	æ	
	VCC lowering speed	100	∞	

4.3.3 Characteristics of Built-in Reset and Power Control Module

The parameters given in the following table are obtained by testing at the ambient temperature and VCC supply voltage listed in Table 4-4.

Table 4-6 Characteristics of Built-in Reset and Power Control Module⁽¹⁾

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
V _{BOR}	VCC threshold power-on voltage	T _A =25°C		1.65		V
	VCC threshold power-off voltage	T _A =25°C		1.60		V
VBORhyst	BOR delay	T _A =25°C		20		mV

⁽¹⁾ They are guaranteed by the design and are not tested in production.

4.3.4 Characteristics of DCDC

DCDC is an internal voltage generation module. The parameters given in the following table are obtained by testing at the ambient temperature and VCC supply voltage listed in Table 4-4.

Table 4-7 Built-in DCDC Power Management Module Characteristics (1)

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
VCC	Supply voltage			3.3		V
VDCDC	DCDC output voltage			1.15		V
I_{load}	DCDC current carrying capacity	Output current@ VDCDC=1.15 V			20	mA
η	DCDC conversion efficiency ⁽²⁾			82.5		%
$ m V_{RPL}$	DCDC output voltage fluctuation			10		mV
L	DCDC load inductance		1	2.2	10	μН
C_{OUT}	DCDC load capacitance		0.5	2	10	μF
t _{STAR}	DCDC output voltage setup time			90		uS



- (1) They are guaranteed by the design and are not tested in production.
- (2) The FDK MIPSDZ1608G2R2PA inductor is used in test. Different inductor models may vary in DCDC efficiency.

4.3.5 Characteristics of Supply Current

Current consumption is a composite indicator evaluated based on multiple parameters and factors, including operating voltage, ambient temperature, I/O pin load, software configuration, operating frequency, I/O pin switching rate, position of a program in memory, and code executed.

For the detailed method to measure current consumption, see Figure 4-4.

4.3.5.1 Typical Current Consumption

Table 4-8 Typical Current Consumption in Sleep Mode⁽¹⁾

Symbol	Parameter	Condition	Minimum	Typical Value ⁽¹⁾	Maximum ⁽¹⁾	Unit
Icc	Current in Sleep mode	Low speed clock: ON; 48 KB SRAM retention; I/O state unchanged		1.6	3.8	uA
Icc	Current in PD mode	VCC is maintained; WAKEUP IO and NRST can be woken up		0.13	1.0	uA

⁽¹⁾ The test condition is $T_A=25$ °C, VCC=3.3 V.

4.3.5.2 Typical Current Consumption in Operating Mode

The chip is under the following conditions:

- All I/O pins are reset.
- All peripherals are turned off unless otherwise specified.
- Ambient temperature and VCC supply voltage conditions are listed in Table 4-4.

Table 4-9 Typical Current Consumption in Operating Mode

Symbol	Parameter	Condition	Typical Value ⁽¹⁾	Maximum	Unit
Icc	Supply current in operating mode	High speed internal RC oscillator (HSI) ⁽²⁾	2.0		mA

- (1) The typical value is measured at T_A=25°C and VCC=3.3 V.
- (2) High speed internal clock is 64 MHz.

Table 4-10 BLE Power Dissipation

Symbol	Parameter	Condition	Typical Value ⁽¹⁾	Maximum	Unit
Icc	Supply current in operating mode	0 dbm transmitting power, VCC current	4.2		mA



	Minimum RX sensitivity, VCC current	3.8	mA
	1 s broadcast interval, VCC average current	13	uA
	100 ms broadcast interval, VCC average current	109	uA
	100 ms connection interval, VCC average current	70	uA

(1) The typical value is measured at T_A=25°C and VCC=3.3 V.

4.3.6 Characteristics of External Clock Source

4.3.6.1 High Speed External Clock Generated Using a Crystal/Ceramic Resonator

The high speed external clock (HSE) can be generated by an oscillator consisting of a 32 MHz crystal/ceramic resonator. The data presented in this section is obtained from the overall characteristic evaluation using the typical external components listed in the table below. In applications, the resonator and load capacitor must be as close to the pin of the oscillator as possible to reduce output distortion and stabilization time at startup. For more parameters (such as frequency, package, and precision) of a crystal resonator, please contact the manufacturer. (The crystal resonator mentioned here usually means the passive crystal oscillator.)

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
f _{OSC_IN}	Oscillator frequency			32		MHz
C _{L1} C _{L2} ⁽³⁾	Recommended load capacitance and corresponding crystal serial impedance (RS) ⁽⁴⁾	$RS = 100\Omega^{(4)}$		12		pF
ID	HSE drive current	VCC=3.3 V, 12 pF load		0.2		mA
t _{SU(HSE)} (5)	Startup time			0.2		ms

Table 4-11 Characteristics of HSE 32 MHz Oscillator⁽¹⁾⁽²⁾

- (1) Resonator's characteristic parameters are given by the manufacturers of crystal/ceramic resonators.
- (2) They are obtained from laboratory tests and are not tested in production.

(3)(4) For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic dielectric capacitors designed for high frequency applications and select suitable crystals or resonators. C_{L1} and C_{L2} usually share same parameters. Crystal manufacturers usually give the parameter of load capacitance as a serial combination of CL1 and CL2. When selecting C_{L1} and C_{L2} , you should consider the capacitive reactance of PCB and chip pins.



(5) t_{SU(HSE)} is the startup time, which is measured from the moment when the software enables HSE until a stable 32 MHz oscillation is obtained. This value is measured on a standard crystal resonator and may vary greatly depending on the crystal manufacturer.

Resonator integrated with capacitor C_{L1} $XO32MP_IN$ Gain control C_{L2} $R_{EXT}^{(1)}$ $XO32MM_OUT$

Figure 4-5 Typical Application with a 32 MHz Crystal

(1) The value of R_{EXT} depends on the characteristics of the crystal.

4.3.6.2 Low Speed External Clock Generated Using a Crystal/Ceramic Resonator

The low speed external clock (LSE) can be generated by an oscillator consisting of a 32.768 kHz crystal/ceramic resonator. The data presented in this section is obtained from the overall characteristic evaluation using the typical external components listed in the table below. In applications, the resonator and load capacitor must be as close to the pin of the oscillator as possible to reduce output distortion and stabilization time at startup. For more parameters (such as frequency, package, and precision) of a crystal resonator, please contact the manufacturer. (The crystal resonator mentioned here usually means the passive crystal oscillator.)

Notes: For C_{L1} and C_{L2} , it is recommended to use ceramic dielectric capacitors between 8 pF and 20 pF and select suitable crystals or resonators. C_{L1} and C_{L2} usually share same parameters. Crystal manufacturers usually give the parameter of load capacitance as a serial combination of C_{L1} and C_{L2} . Different crystals or resonators usually require different load capacitance (CL). The selected C_{L1} and C_{L2} must match the crystal or resonator used.

The load capacitance CL is calculated by the formula: $CL = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$, where, C_{stray} is the capacitance of the pin and the capacitance associated with the PCB or PCB, typically between 2 pF and 7 pF.

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
Cl1 Cl2 ⁽²⁾	Recommended load capacitance and corresponding crystal serial impedance (RS) ⁽³⁾	RS: 30KΩ~90KΩ		10		pF
I2	LSE drive current	VCC=3.3 V, C_{L1} = C_{L2} =10 Pf, RS=30 K Ω		0.2		μΑ


Table 4-12 Characteristics of LSE Oscillator (f_{LSE}=32.768kHz)⁽¹⁾



tsu(LSE) ⁽⁴⁾	Startup time			0.84		S
-------------------------	--------------	--	--	------	--	---

- (1) They are obtained from laboratory tests and are not tested in production.
- (2) See the "Notes" at the top of this table.
- (3) Using a high quality oscillator with a small RS value can optimize the current consumption. For more details, please contact the crystal manufacturer.
- (4) t_{SU(LSE)} is the startup time, which is measured from the moment when the software enables LSE until a stable 32.768 KHz oscillation is obtained. This value is measured on a standard crystal resonator and may vary greatly depending on the crystal manufacturer.

Figure 4-6 Typical Application with a 32.768 kH Crystal



4.3.7 Characteristics of Internal Clock Source

The characteristic parameters given in the following table are obtained by testing at the ambient temperature and supply voltage listed in Table 4-4.

High Speed Internal (HSI) RC Oscillator

Table 4-13 Characteristics of HSI Oscillator⁽¹⁾⁽²⁾

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
f _{HSI}	Frequency	$T_A = 25^{\circ}C$	63.36	64	64.64	MHz
		$T_A = -40 \sim 105$ °C, temperature drift	-3		3	%
ACC _{HSI}	Temperature drift of HSI oscillator	$T_A = -10 \sim 85$ °C, temperature drift	-2		2	%
		$T_A = 0 \sim 70^{\circ}C$, temperature drift	-1		1	%
t _{SU(HSI)}	Startup time of HSI oscillator				0.3	μs
Icc(HSI)	Power dissipation of HSI			180	260	μА



ſ	***			
	oscillator			
			ĺ	l l
			i	

⁽¹⁾ VCC = 3.3 V, $T_A = -40 \sim 105$ °C.

Low Speed Internal (LSI) RC Oscillator

Table 4-14 Characteristics of LSI Oscillator⁽¹⁾

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
£(2)	Output frequency	Calibrated at 25°C	31.9	32	32.2	KHz
ILSI\27	f _{LSI} ⁽²⁾ Output frequency	$T_A = -40 \sim 85$ °C, temperature drift	-1		1	%
tsu(LSI) (3)	Startup time of LSI oscillator				200	μs
Icc(LSI) (3)	Power dissipation of LSI oscillator			0.23		μΑ

⁽¹⁾ VCC = 3.3 V, $T_A = -40 \sim 85^{\circ}\text{C}$.

4.3.8 Time Required to Wake Up from Low Power Modes

The wakeup time listed in Table 4-15 is measured during the wakeup phase of a 64 MHz HSI RC oscillator. The clock source used in wakeup depends on the current operating mode:

Sleep or PD mode: The clock source is a RC oscillator

All the time is measured under the ambient temperature and supply voltage listed in Table 4-4.

Table 4-15 Time Required to Wake Up from Low Power Modes

Symbol	Parameter	Minimum	Typical Value	Maximum	Unit
twusleep(1)	Wake up from Sleep mode		0.2		
twupp ⁽¹⁾	Wake up from PD mode		42		ms

⁽¹⁾ The wakeup time is measured from the start of the wakeup event to the reading of the first command by the user program.

4.3.9 Characteristics of FLASH Memory

Unless otherwise specified, all characteristic parameters below are obtained at $T_A = -40 \sim 85$ °C.

Table 4-16 Characteristics of Memory

⁽²⁾ They are guaranteed by the design and are not tested in production.

⁽²⁾ They are obtained from laboratory tests and are not tested in production.

⁽³⁾ They are guaranteed by the design and are not tested in production.



Symbol	Parameter	Condition	Minimum	Typical Value ⁽¹⁾	Maximum ⁽¹⁾	Unit
tpp	Page (256 bytes) programming time	$T_A = -40 \sim 85^{\circ}C$		2	3	ms
tpE	Page (256 bytes) erasing time	T _A = -40~85°C		16	30	ms
tse	Sector (4K byte) erase	$T_A = -40 \sim 85^{\circ}C$		16	30	ms
tce	Chip erasing time	$T_A = -40 \sim 85^{\circ}C$		16	30	ms

⁽¹⁾ They are guaranteed by the design and are not tested in production.

Table 4-17 Flash Memory Life and Data Retention Period

Symbol	Parameter	Condition	Minimum ⁽¹⁾	Unit
N	Life (make)	$T_{A} = -40 \sim 85^{\circ} C$	10	Ten thousand times
Nend	Life (note: erasure times)	$T_A = -40 \sim 105^{\circ} C$	1	Ten thousand times
tret	Data retention period	$T_A = 105$ °C	20	Year

⁽¹⁾ They are obtained from laboratory tests and are not tested in production.

4.3.10 Absolute Maximum (Electrical Sensitivity)

The electrical sensitivity is determined by testing the chip strength using specified measurement methods based on three different tests (ESD, LU).

Electrostatic Discharge (ESD)

Electrostatic discharge (one positive pulse followed by one negative pulse after one second) is applied to all pins of all samples, and the sample size depends on the number of power supply pins on the chip $(3 \times (n+1))$ power supply pins). This test complies with the MIL-STD-883K and ESDA/JEDEC JS -002-2018 standards.

Table 4-18 Absolute Maximum of ESD

Symbol	Parameter	Condition	Туре	Minimum ⁽¹⁾	Unit
V _{ESD(HBM)}	ESD voltage (human body model)	$T_A = +25$ °C, MIL-STD-883K compliant	II	2000	
Vesd(cdm)	ESD voltage (charging device model)	$T_A = +25^{\circ}\text{C}$, ESDA/JEDEC JS -002-2018 compliant	II	1000	V

⁽¹⁾ They are obtained from laboratory tests and are not tested in production.



Static Latch-Up

Provide a supply voltage exceeding the limit for each power supply pin.

Inject current into each input, output and configurable I/O pin.

This test complies with JEDEC78E integrated circuit latch-up standard.

Table 4-19 Electrical Sensitivity

Symbol	Parameter	Condition	Туре
LU	Static latch-up	$T_A = +25/+85$ °C, JEDEC78E compliant	Class II A

4.3.11 I/O port characteristics

Characteristics of General Purpose Input/Output

Unless otherwise specified, the parameters given in the following table are obtained by measuring under the conditions listed in Table 4-4. All I/O ports are compatible with CMOS and TTL.

Table 4-20 Static Characteristics of I/O(1)(2)

Symbol	Parameter	Condition	Minimum	Maximum	Unit
		VCC=3.3 V	VSS	0.8	
V _{IL}	Input low level voltage	VCC=2.5 V	VSS	0.7	17
V	Township hand and to a	VCC=3.3 V	2 1.7	VCC	V
V _{IH}	Input high level voltage	VCC=2.5 V		VCC	
Vhys	Hysteresis voltage of Schmitt trigger ⁽¹⁾	VCC=3.3 V/2.5 V	200		mV
Ilkg	Input leakage current ⁽³⁾	V _{PAD} =0 V _{PAD} =VCC	-1	1	μΑ
Rpu	Weak pull-up equivalent resistance ⁽⁴⁾	VCC=3.3 V V _{IN} = V _{IL}	120	140	kΩ
R _{PD}	Weak pull-down equivalent resistance ⁽⁴⁾	$VCC=3.3 V$ $V_{IN}=V_{IH}$	120	140	kΩ
C _{IO}	Capacitance of I/O pin			0.1	pF

⁽¹⁾⁽²⁾ Hysteresis voltage of Schmitt trigger's switching level. They are obtained from laboratory tests and are not tested in production.

⁽³⁾ The leakage current may exceed the maximum if there is reverse sink current on adjacent pins.



Output Drive Current

GPIO (general purpose input/output port) can absorb or output up to +/-12 mA current.

Output Voltage

Table 4-21 I/O Output Voltage

Symbol	Parameter	Condition	Minimum	Maximum	Unit
V	Octobrillon lovel	VCC=3.3, I _{OH} =2 mA, 4 mA, 8 mA, 12 mA	VSS	0.4	
Vol	Output low level	VCC=2.5, I _{OH} =2 mA, 4 mA, 8 mA, 12 mA	VSS	0.4	V
V	Octobrish	VCC =3.3 V, I _{OH} = -2 mA, -4 mA, -8 mA, -12 mA	2.4	VCC	V
Vон	Output high level	VCC =2.5 V, I _{OH} = -2 mA, -4 mA, -8 mA, -12 mA	2	VCC	

Input and Output AC Characteristics

The definitions and values of input and output AC characteristics are given in Table 4-22.

Unless otherwise specified, the parameters given in the following table are obtained by measuring at the ambient temperature and supply voltage listed in Table 4-4.

Table 4-22 Input and Output AC Characteristics⁽¹⁾


Register	C1 -1	Demonstra	Condition	Minimum	Maximum	Unit
Configuration	Symbol	Parameter	Condition	Minimum	Maximum	Unit
	£	Maximum	C _L =5 pF, VCC =3.3 V		64	MHz
	$f_{max(IO)out}$	frequency	C _L =5 pF, VCC =2.5 V		50	MITIZ
00	4	Output dalar	C _L =5 pF, VCC =3.3 V		3.66	***
(2 mA)	t(IO)out	Output delay	C _L =5 pF, VCC =2.5 V		4.72	ns
	4	In most deless	C _L =50 fF, VCC =2.97 V		1.2	***
	f(IO)in	Input delay	VCC=2.5 V		1.2	ns
01	f _{max(IO)out}	Maximum	C _L =10 pF, VCC =3.3 V		64	MHz



(4 mA)		frequency	C _L =10 pF, VCC =2.5 V	60	
			C _L =10 pF, VCC =3.3 V	3.5	
	t _{(IO)out}	Output delay	C _L =10 pF, VCC =2.5 V	4.5	ns
			C _L =50 fF, VCC =2.97 V	1.2	
	t _{(IO)in}	Input delay	C _L =50 fF, VCC=2.5 V	1.2	ns
	r.	Maximum	C _L =20 pF, VCC =3.3 V	64	MHz
	f _{max(IO)} out	frequency	C _L =20 pF, VCC =2.5 V	50	MHZ
10		Outrot dele-	C _L =20 pF, VCC =3.3 V	3.42	
(8 mA)	t(IO)out	O)out Output delay	C _L =20 pF, VCC =2.5 V	4.73	ns
		Input dalor	C _L =50 fF, VCC =2.97 V	1.2	
	t _{(IO)in}	Input delay	$C_L=50 \text{ fF, VCC} = 2.5 \text{ V}$	1.2	ns
	f _{max(IO)out}	Maximum	C _L =30 pF, VCC =3.3 V	64	MHz
	Imax(IO)out	frequency	C _L =30 pF, VCC =2.5 V	50	IVITIZ
11 (12 mA)	tgo	Output delay	C _L =30 pF, VCC =3.3 V	3.34	ns
11 (12 mA) t _{(IO)out}	ų(IO)out	Output delay	C _L =30 pF, VCC =2.5 V	4.26	ns
	tao	Input delay	C _L =50 fF, VCC =2.97 V	1.2	ns
	t(IO)in	input delay	C _L =50 fF, VCC=2.5 V	1.2	118

(1) They are guaranteed by the design and are not tested in production.

Figure 4-7 Definition of Input and Output AC Characteristics



4.3.12 Characteristics of NRST Pins

The NRST pin's input drive uses the CMOS process and is connected with a pull-up resistor R_{PU} that cannot be disconnected. Unless otherwise specified, the parameters given in Table 4-23 are obtained by measuring at the




ambient temperature and supply voltage listed in Table 4-4.

Table 4-23 Characteristics of NRST Pins

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	VCC = 3.3 V	Vss	-	0.8	V
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	VCC = 3.3 V	2	-	VCC	V
V _{hys(NRST)} ⁽¹⁾	Hysteresis voltage of NRST Schmitt trigger	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistance	VCC = 3.3 V	40	50	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filter pulse	-	-	-	500	ns
V _{NF(NRST)} ⁽¹⁾	NRST input unfiltered pulse	-	5	-	-	us

⁽¹⁾ They are guaranteed by the design and are not tested in production.

Figure 4-8 Recommended NRST Pin Protection



- (1) The external reset network is to avoid a parasitic reset.
- (2) Users must ensure that the potential of the NRST pin is below the maximum $V_{\rm IL(NRST)}$ listed in Table 4-23. Otherwise, the chip cannot be reset.

4.3.13 Characteristics of TIM Timer

The parameters given in Table 4-24 are obtained by measuring at the ambient temperature and supply voltage listed in Table 4-4.

Table 4-24 Characteristics of TIMx⁽¹⁾⁽²⁾

Symbol Parameter	Condition Minimu	m Maximum	Unit
------------------	------------------	-----------	------



	Timer resolution time		1		t _{TIMx} CLK
$t_{res(TIM)}$ Timer resolution time			15.625		ns
f	Timer's external clock frequency		0	ftimxclk/2	MHz
f _{EXT} (CH1~CH4)			0	32	MHz
Restim	Timer resolution	f _{TIMxCLK} = 64 MHz		16	Bit
4	Clock period of a 16-bit counter when an		1	65536	t _{TIMx} CLK
tcounter	internal clock is selected		0.015625	1024	μs
tury govern	Maximum possible count			65536x65536	t _{TIMx} CLK
tmax_count	Maximum possible count			67.1	S

⁽¹⁾ TIMx is a generic name that represents TIM1/TIM3/TIM6.

4.3.14 Characteristics of I2C Interface

Unless otherwise specified, the parameters below are obtained by measuring at the ambient temperature, f_{PCLK1} frequency, and VCC supply voltage listed in Table 4-4.

The I2C interface conforms to the standard I2C communication protocol, but is subject to the following limitations: SDA and SCL are not "real" open-drain pins, and when they are configured as output open-drain, the PMOS transistor between the lead-out pin and VCC is turned off, but still exists.

The characteristics of I2C interface are shown in the table below. For more details on the characteristics of the input/output alternate function pins (SDA and SCL), see Section 4.3.11.

⁽²⁾ Parameters are guaranteed by the design.



Table 4-25 Characteristics of I2C Interface⁽¹⁾


		Standar	rd Mode	Fast		
Symbol	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
fscL	I2C Interface Frequency		100		1000	KHz
th(STA)	Start condition holding time	4.0		0.6		μs
tw(SCLL)	SCL clock low time	4.7		1.3		μs
tw(SCLH)	SCL clock high time	4.0		0.6		μs
$t_{ m su(STA)}$	Setup time for a repeated start condition	4.7		0.6		μs
th(SDA)	SDA data hold time		3.4		0.9	μs
t _{su(SDA)}	SDA setup time	250.0		100		ns
$t_{r(\mathrm{SDA})}$ $t_{r(\mathrm{SCL})}$	SDA and SCL rise time		1000	20	300	ns
$t_{f(\mathrm{SDA})}$ $t_{f(\mathrm{SCL})}$	SDA and SCL fall time		300		300	ns
t _{su(STO)}	Setup time for a stop condition	4.0		0.6		μs
tw(STO:STA)	Time from stop condition to start condition (bus idle)	4.7		1.3		μs
Сь	Capacitive load per bus		400	_	100	pf
$t_{v(\mathrm{SDA})}$	Data validity time	3.45		0.9		μs
t _v (ACK)	Valid time of acknowledgement	3.45		0.9		μs


⁽¹⁾ They are guaranteed by the design and are not tested in production.

⁽²⁾ To reach the maximum frequency of standard mode I2C, f_{PCLK1} must be greater than 2 MHz. To reach the maximum frequency of fast mode I2C, f_{PCLK1} must be greater than 4 MHz.



Figure 4-9 AC Waveform and Measuring Circuit of I2C Bus⁽¹⁾





(1) The measuring points are set at CMOS levels: 0.3 VCC and 0.7 VCC.

4.3.15 Characteristics of SPI

clock

NSS setup time

NSS hold time

SCLK high and low time

 $t_{su(NSS)}\ ^{(1)}$

 $t_{h(NSS)}^{(1)} \\$

 $t_{w(SCLKH)}{}^{(1)} \\$

Unless otherwise specified, the SPI parameters are obtained by measuring at the ambient temperature, f_{PCLK2} frequency, and VCC supply voltage listed in Table 4-4.

For more details on the characteristics of the input/output alternate function pins (NSS, SCLK, MOSI, MISO), see Section 4.3.11.

Symbol Parameter Condition Minimum Maximum Unit Master mode 16 fsclk SPI clock frequency MHz 1/tc(SCLK) Slave mode 16 SPI's clock rise and fall time Load capacitance: C = 30 pF 8 $t_{r(SCLK)}t_{f(SCLK)}$ ns Duty cycle of SPI's slave input $DuCy_{(SCK)} \\$ SPI slave mode 30 70 %

Table 4-26 Characteristics of SPI⁽¹⁾

Slave mode

Slave mode

Master mode

 $t_{PCLK} + 2$

ns

ns

 $4t_{PCLK} \\$

 $2t_{PCLK}$

 t_{PCLK} - 2



tw(SCLKL) ⁽¹⁾						
. (1)		Master mode	SPI1	5	-	
t _{su(MI)} ⁽¹⁾	Data input setup time	Master mode	SPI2	6		ns
$t_{\mathrm{su}(\mathrm{SI})}{}^{(1)}$	Data input setup time	Slave mode	SPI1	5		
tsu(SI) * /		Stave mode	SPI2	6		
$t_{h(MI)}^{(1)}$	Data input hold time	Master mode		4		ns
$t_{h(SI)}^{(1)}$	Data input noid time	Slave mode		3		115
t _{a(SO)} ⁽¹⁾⁽²⁾	Data output access time	Slave mode, $f_{PCLK} = 32 \text{ MHz}$		0	3t _{PCLK}	ns
$t_{\rm dis(SO)}^{(1)(3)}$	Data output disabled time	Slave mode	Slave mode		10	ns
$t_{v(SO)}^{(1)}$		Slave mode (after	SPI1		16	
tv(SO)	Data output valid time	enabled edge)	SPI2		20	
(I)	Data output valid time	Master mode (after enabled edge)	SPI1		8	ns
t _{v(MO)} ⁽¹⁾			SPI2		10	
th(SO) ⁽¹⁾	Date output hold time	Slave mode (after	enabled edge)	2		
$t_{h(MO)}^{(1)}$	Data output hold time	Master mode (after	Master mode (after enabled edge)			ns


- (1) They are obtained from laboratory tests and are not tested in production.
- (2) The minimum represents the minimum time to drive the output, and the maximum represents the maximum time to obtain the data correctly.
- (3) The minimum represents the minimum time to turn off the output, and the maximum represents the maximum time to put the data line in a high impedance state.



NSS input $t_{\text{h(NSS)}}$ $t_{c(SCLK)}$ $t_{\text{su}(\text{NSS})}$ CLKPHA=0 $t_{\text{w}(\text{SCLKH})}$ CLKPOL=0 $t_{\text{w}(\text{SCLKL})}$ CLKPHA=0 CLKPOL=1 t_{a(SO)} t_{dls(SO)} $t_{v(SO)}$ $t_{h(SO)}$ $t_{r(SCLK)}$ $t_{\text{f(SCLK)}}$ MISO output Output MSB Output bits 6~ Output LSB MOSI input Input MSB Input bits 6~1 Input LSB $t_{h(SI)}$

Figure 4-10 SPI Sequence Diagram-Slave Mode and CPHA=0

Figure 4-11 SPI Sequence Diagram–Slave Mode and CPHA=1⁽¹⁾



(1) The measuring points are set at CMOS levels: 0.3 VCC and 0.7 VCC.






Figure 4-12 SPI Sequence Diagram–Master Mode⁽¹⁾

(1) The measuring points are set at CMOS levels: 0.3 VCC and 0.7 VCC.

4.3.16 Characteristics of Temperature Sensor (TS)

Unless otherwise specified, the parameters below are obtained by measuring at the ambient temperature, f_{HCLK} frequency, and VCC supply voltage listed in Table 4-4.

Symbol	Parameter	Minimum	Typical Value	Maximum	Unit
$T_L^{(1)}$	V _{SENSE} Linearity with respect to temperature		<u>±</u> 4		°C
Avg_Slope ⁽¹⁾	Average slope		$2.14^{(2)}$		mV/°C
tstart ⁽¹⁾	Setup time			10	μs

Table 4-27 Characteristics of Temperature Sensor

- (1) They are guaranteed by the design and are not tested in production.
- (2) They are obtained from laboratory tests and are not tested in production.

4.3.17 Characteristics of ADC

Unless otherwise specified, the parameters below are obtained by measuring at the ambient temperature, f_{HCLK} frequency, and VCC supply voltage listed in Table 4-4.



Table 4-28 Characteristics of ADC

Symbol	Parameter	Test Condition	Minimum	Typical Value	Maximum	Unit
$V_{\text{REF}+}$	Positive reference voltage			1.0		V
f_{ADC}	ADC sampling rate				1.33	MHz
V	Voltage conversion range, external low voltage path		0		1000	mV
Vain	Voltage conversion range, external high voltage path		0	-	3600(2)	mV
R _{ADC}	Sampling switch resistance					kΩ
C _{ADC}	Internal sampling and holding capacitance					pF
SNDR	Ingal noise distortion ration	Input Frequency=1.03 KHz, VCC=3.3 V, T _A =25°C f _{ADC} =1Msps		46		dBFS
SNDR	Ingal noise distortion ration	Input Frequency=0.98 KHz, VCC=3.3 V, T _A =25°C f _{ADC} =16 Ksps		58		dBFS
tstab ⁽¹⁾	Power-on time			16		us
tconv ⁽¹⁾	Conversion time		752			ns
DNL	Differential linear error	VCC=3.3 V, T _A =25°C,	-1		6	LSB
INL	Integral linear error	VCC=3.3 V, T _A =25°C	-8		2	LSB

⁽¹⁾ They are obtained from laboratory tests and are not tested in production.

4.3.18 Characteristics of PGA

Unless otherwise specified, the parameters below are obtained by measuring at the ambient temperature and VCC supply voltage listed in Table 4-4.

⁽²⁾ The maximum value 3600 mV and $\leq VCC + 300 \text{ mV}$.



Table	4_29	Chara	cteristics	of PGA
Table	4-27	Chara	Ciciisnics	OLFUA

Symbol	Parameter	Test Condition	Minimum	Typical Value	Maximum	Unit
GAIN	PGA gain		0		42	dB
GAIN STEP	PGA gain step			6		dB
THD+N ⁽¹⁾	Gain=0dB		73	82	85	dB
THD+N ^(*)	Gain=42 dB		73	83	87	dB
In-band ripple ⁽¹⁾	Gain fluctuation in 300–3400 Hz band			0.78		dB
$T_{PGA}^{(1)}$	PGA setup time			15		ms
MIC_BIAS voltage	MIC bias voltage, step=0.1 V		1.6		2.3	V
MIC_BIAS Noise(1)	20Hz to 8kHz A-weighted with 4.7uF			-92		dBV

⁽¹⁾ They are obtained from laboratory tests and are not tested in production.

4.3.19 Characteristics of KEYSCAN

Unless otherwise specified, the parameters below are obtained by measuring at the ambient temperature and VCC supply voltage listed in Table 4-4.

Table 4-30 Characteristics of KEYSCAN

Symbol	Parameter	Test Condition	Minimum	Typical Value	Maximum	Unit
Twts	Time interval for each round of keyboard scanning			32	224	ms
T_{DTS}	Key jitter elimination time		10		640	ms
Icc ⁽¹⁾	Power dissipation in automatic scanning mode (104 keys)	T_{DTS} =40 ms, T_{WTS} =32 ms VCC=3.3 V, T_{A} =25 °C		2.9		uA
	Power dissipation in low power mode (104 keys)	VCC=3.3 V, T _A =25 °C		2.3		uA

⁽¹⁾ They are obtained from laboratory tests and are not tested in production.

4.3.20 Characteristics of BLE

Unless otherwise specified, the parameters below are obtained by measuring at the ambient temperature and VCC



supply voltage listed in Table 4-4.

Table 4-31 BLE Receiving Characteristics⁽¹⁾

No.	Parameter	Test Condition	Minimum	Typical Value	Maximu m	Unit
1	Sensitivity, 1 Mbps	VCC=3.3 V, T _A =25 °C		-96		dBm
2	Sensitivity, 2 Mbps			-93		dBm
3	Co-channel interference			8		dB
4	Adjacent channel interference, +-1 MHz			1		dB
5	Adjacent channel interference, +-2 MHz			-31		dB
6	Adjacent channel interference, >=+-3 MHz			-40		dB
7	Mirror channel interference			-24		dB
8	Adjacent mirror channel interference, +-1 MHz			-28		dB
9	Maximum input power			6		dBm

⁽¹⁾ They are obtained from laboratory tests and are not tested in production.

Table 4-32 BLE Transmitting Characteristics⁽¹⁾

No.	Parameter	Test Condition	Minimum	Typical Value	Maximum	Unit
1	Output power	VCC=3.3 V, T _A =25 °C		6		dBm
2	Frequency accuracy			7.5		kHz
3	Frequency drift rate			-9.4		kHz/50us
4	Frequency drift			-15.1		kHz
5	Initial frequency drift			-13.2		kHz
6	Δfl average			258		kHz
7	Δf2 99.9%			218		kHz



8	$\Delta f2/\Delta f1$		1.06	-
9	Harmonic power, second harmonic		-26	dBm
10	Harmonic power, third harmonic		-28	dBm
11	Harmonic power, fourth harmonic		-54	dBm
12	Harmonic power, quintuple harmonic		-55	dBm


⁽¹⁾ They are obtained from laboratory tests and are not tested in production.



5 Package Size

5.1 QFN32

Figure 5-1 QFN32 Package Size





6 Version History

Date	Version	Modification	
2023/5/23	V1.3	Initial version	
2023/7/28	V1.4	Added the MSL information in 4.2.	
		Added note regarding the power supply in 4.1.6.	
2024/02/29	V1.5	Update the Bluetooth qualification information.	