

AXP853T PMIC For Multi-Core High-Performance System

1. Features

- 6 DCDCs
DCDC1: 1.5~3.4V, IMAX=2A
DCDC2: 0.5~1.54V, IMAX=3.5A, DVM
DCDC3: 0.5~1.54V, IMAX=3.5A, DVM
DCDC4: 0.5~1.54V, IMAX=2A, DVM
DCDC5: 0.8~1.84V, IMAX=2A, DVM
DCDC6: 0.5~3.4V, IMAX=2A
DCDC2 & DCDC3 can be set to dual-phase;
DCDC4 & DCDC6 can be set to dual-phase.
DVM(Dynamic Voltage scaling Management)

ramp rate: 1step/15.625us and 1step/31.250us.

- 16 LDOs, 1 Switch
RTCLDO: 1.8V/3.3V, IMAX=100mA
ALDO1: 0.7~3.3V, IMAX=600mA
ALDO2: 0.7~3.3V, IMAX=300mA
ALDO3: 0.7~3.3V, IMAX=200mA
ALDO4: 0.7~3.3V, IMAX=300mA
ALDO5: 0.7~3.3V, IMAX=300mA
BLDO1: 0.7~3.3V, IMAX=300mA
BLDO2: 0.7~3.3V, IMAX=500mA
BLDO3: 0.7~3.3V, IMAX=300mA
BLDO4: 0.7~3.3V, IMAX=400mA
BLDO5: 0.7~3.3V, IMAX=600mA
CLDO1: 0.7~3.3V, IMAX=200mA
CLDO2: 0.7~3.3V, IMAX=200mA
CLDO3: 0.7~3.3V, IMAX=300mA
CLDO4: 0.7~4.2V, IMAX=200mA
CPUSLDO: $V_{DDR}/2$ (source /sink), 0.7~1.4V,
IMAX=200mA, input is DCDC5.

Switch: 0.1ohm switch, input is DCDC1, IMAX=1A,
soft turn on.

- TWIS(Two Wire Serial Interface) supporting standard mode (100kHz) and quick mode (400kHz), slave address is 0x36 or 0x37 (7 bits) by customer
- Internal temperature sensor and protection
- Monitor DCDCs output voltage, send interrupt and over temperature protection
- Customization for start up sequence and default voltage

2. Applications

- Industrial control, Commercial display
- In-Vehicle infotainment

3. Description

AXP853T is a highly integrated power management IC targeting at applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control.


AXP853T supports 23 channel power outputs (including 6 channel DCDC). To ensure the security and stability of the power system, AXP853T integrates protection circuits such as over-voltage protection (OVP), under-voltage protection (UVP) and over temperature protection(OTP).

AXP853T supports TWIS for system to dynamically adjust output voltages, enable power outputs and configure interrupt condition.

Device Information


Part Number	Package	Body Size
AXP853T	QFN-52	6mm * 6mm

Simplified Application Diagram



4. Revision History


Revision	Date	Description
V 1.0	Dec.31,2019	Initial version
V 1.1	Mar.31,2020	1. Update Simplified Application Diagram 2. Update Function Block Diagram



Contents

1. Features	1
2. Applications	1
3. Description.....	1
4. Revision History	2
5. Pin Configuration and Functions.....	4
6. Specifications	7
6.1 Absolute Maximum Ratings	7
6.2 ESD Ratings	7
6.3 Recommended Operating Conditions.....	7
6.4 Thermal Information.....	7
6.5 Electrical Characteristics	7
6.6 Typical Characteristics.....	16
7. Detail Description	19
7.1 Overview	19
7.2 Function Block Diagram	20
7.3 Serial Interface Communication	21
7.4 Power On/Off & Reset.....	21
7.5 Multi-Power Outputs	24
7.6 Multi-Function Pin Description	25
7.7 Interrupt.....	25
7.8 Register	26
7.8.1 Register List.....	26
7.8.2 Register Description.....	27
8. Application Information	38
8.1 DCDC/LDO Design	38
8.2 Internal LDO Design	38
8.3 IO Design.....	38
8.4 Typical Application	39
9. PCB Layout Guideline.....	40
10. Package and Ordering Information	41
10.1 Package Information	41
10.2 Marking information.....	41
10.3 Carrier	42
10.4 Storage.....	42
10.5 Baking	43
11. Reflow Profile.....	44

5. Pin Configuration and Functions



Pin		I/O ⁽¹⁾	Description
NO.	Name		
1	ALDO5	PO	Output pin of ALDO5.
2	ALDOIN	PI	ALDO input source and internal analog power .
3	ALDO3	PO	Output pin of ALDO3.
4	RTCLDO	PO	RTC power output.
5	PWROK	DO	Power good indication output.
6	PWRON	IO	Power On-Off key input. Internal 100k pulled up.
7	VREF	AIO	Internal reference voltage.
8	GND	G	GND for internal analog circuit.
9	SDA	DIO	Data pin for serial interface. Connect SDA to the logic rail through a 2.2kΩ resistor.

10	SCK	DI	Clock pin for serial interface. Connect SCL to the logic rail through a 2.2kΩ resistor.
11	SWOUT	PO	DCDC1 Switch output pin.
12	DCDC1	PI	DCDC1 feedback pin and Switch input source.
13	IRQ	PIO	IRQ output. Connect the IRQ to a logic rail via a 4.7kΩ resistor. The IRQ pin sends a low level signal to host to report device status and fault.
14	GND	G	GND for internal analog circuit.
15	VIN1	PI	DCDC1 input source.
16	LX1	PIO	Inductor pin for DCDC1.
17	FBGND	AI	Remote feedback signal of DCDC2GND. 1.If used, connect to the GND of DCDC2 load. 2.If not used, just connect to the nearby GND.
18	DCDC2	AI	DCDC2 feedback pin.
19、20	LX2	PIO	Inductor pin for DCDC2.
21	VIN2	PI	DCDC2 input source.
22、23	VIN3	PI	DCDC3 input source.
24、25	LX3	PIO	Inductor pin for DCDC3.
26	DCDC3	AI	DCDC3 feedback pin.
27	CLDO4/GPIO2	PO/GPIO	Output pin of CLDO4 or GPIO2 configured by REG 2CH[2:0].
28	CLDO3/GPIO1/ WAKEUP	PO/GPIO	Output pin of CLDO3 or GPIO1 or WAKEUP input pin configured by REG 2BH[6:5].
29	CLDO2	PO	Output pin of CLDO2.
30	CLDO1	PO	Output pin of CLDO1.
31	CLDOIN	PI	CLDO input source. Connect to PS or DCDC output.
32	DC5SET	AI	Setting DCDC5 default output voltage.
33	VIN5	PI	DCDC5 input source.
34	LX5	PIO	Inductor pin for DCDC5.
35	DCDC5	PI	DCDC5 feedback pin and CPUSLDO input source.
36	VCPUS	PO	Output pin of CPUSLDO.
37	GND	G	GND for internal analog circuit.
38	BLDO2	PO	Output pin of BLDO2.
39	BLDOIN	PI	BLDO input source. Connect to PS or DCDC output.
40	BLDO4	PO	Output pin of BLDO4.
41	BLDO3	PO	Output pin of BLDO3.
42	BLDO1	PO	Output pin of BLDO1.
43	BLDO5	PO	Output pin of BLDO5.
44	DCDC6	AI	DCDC6 feedback pin.
45	LX6	PIO	Inductor pin for DCDC6.
46	VIN6	PI	DCDC6 input source.

47	VIN4	PI	DCDC4 input source.
48	LX4	PIO	Inductor pin for DCDC4.
49	DCDC4	AI	DCDC4 feedback pin.
50	ALDO1	PO	Output pin of ALDO1 and RTC input source .
51	ALDO2	PO	Output pin of ALDO2.
52	ALDO4	PO	Output pin of ALDO4.
EP	EP	PG	Exposed Pad, need to be connected to system ground.

(1)O for output, I for input, IO for input/output, D for digital, A for analog, P for power, and G for ground.

6. Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
ALDOIN/BLDOIN/CLDOIN/VIN1/VIN2/VIN3/VIN4/VIN5/VIN6	Input Voltage	-0.3	7.5	V
T _a	Operating Temperature Range	-40	85	°C
T _j	Junction Temperature Range	-40	125	°C
T _s	Storage Temperature Range	-40	150	°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10sec)		300	°C

(1)Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _{ESD}	Human body model(HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 3000	V
	Charged device model(CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 750	V

(1) Reference: ESDA/JEDEC JS-001-2014. JEDEC document JEP155 states that 500-V HBM allows sage manufacturing with a standard ESD control process.

(2) Reference: ESDA/JEDEC JS-001-2014. JEDEC document JEP157 states that 250-V CDM allows sage manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
V _{IN}	Input voltage	3.0	5.5	V

6.4 Thermal Information

Thermal Metric ⁽¹⁾		VALUE	UNIT
θ _{JA}	Junction-to-ambient thermal resistance	34.2	°C/W
θ _{JB}	Junction-to-board thermal resistance	17.5	
θ _{JC}	Junction-to-case(top) thermal resistance	12.7	

(1)Thermal metrics are calculated refer to JEDEC document JESD51.

6.5 Electrical Characteristics

V_{IN} =5V, T_A = -40°C~85°C

SYMBOL	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNITS
PMIC Under Voltage						

V _{OFF}	PMIC Under Voltage Power off		2.6		3.0	V
Off Mode Current						
I _{OFF}	OFF Mode Current	ALDOIN=5V		30		μA
Logic						
V _{IL}	Logic Low Input Voltage			0.3		V
V _{IH}	Logic High Input Voltage			1.2		V
TWSI						
V _{CC}	Input Supply Voltage			3.3		V
ADDRESS	TWSI Slave Address (7 bits)			0x36	0x37	
f _{SCK}	Clock Operating Frequency			400		KHZ
t _f	Clock Data Fall Time	2.2kΩ Pull High		60		ns
t _r	Clock Data Rise Time	2.2kΩ Pull High		100		ns
DCDC						
f _{OSC}	Oscillator Frequency	Default		3		MHZ
DCDC1						
V _{IN1}	VIN1 Input Voltage		V _{OFF}		5.5	V
I _{VIN1}	Input Current	PFM Mode I _{DC1OUT} = 0		60		μA
I _{DC1OUT}	Available Output Current			2000		mA
V _{DC1OUT}	Output Voltage Range		1.5		3.4	V
V _{DC1_STEP}	Output Voltage Step			100		mV/step
V _{DC1_RIPPLE}	Output Voltage Ripple	PFM Mode	-30		+30	mV
		PWM Mode	-10		+10	mV
V _{DC1_ACC}	Output Voltage Accuracy	PFM	-2%		+4%	
		PWM	-2.5%		+2.5%	
V _{DC1_OVP}	Over Voltage Protection			120%* V _{DC1OUT}		V
V _{DC1_UVP}	Under Voltage Protection			85%* V _{DC1OUT}		V
DCDC2						
V _{IN2}	VIN2 Input Voltage		V _{OFF}		5.5	V
I _{VIN2}	Input Current	PFM Mode I _{DC2OUT} = 0		70		μA
I _{DC2OUT}	Available Output Current			3500		mA
V _{DC2OUT}	Output Voltage Range		0.5		1.54	V
V _{DC2_STEP}	Output Voltage Step	V _{DC2OUT} = 0.5~1.2V		10		mV/step
		V _{DC2OUT} = 1.22~1.54V		20		mV/step
V _{DC2_RIPPLE}	Output Voltage Ripple	PFM Mode	-30		+30	mV
		PWM Mode	-10		+10	mV
V _{DC2_ACC}	Output Voltage Accuracy	PFM	V _{DC2OUT} ≤ 1V	-20	+40	mV
			V _{DC2OUT} > 1V	-2%	+4%	
		PWM	V _{DC2OUT} ≤ 1V	-10	+15	mV

			$V_{DC2OUT} > 1V$	-1%		+1.5%	
V_{DC2_OVP}	Over Voltage Protection					130%*	V
V_{DC2_UVP}	Under Voltage Protection					85%*	V
						V_{DC2OUT}	
DCDC3							
V_{IN3}	VIN3 Input Voltage			V_{OFF}		5.5	V
I_{VIN3}	Input Current	PFM Mode				60	uA
		$I_{DC3OUT} = 0$					
I_{DC3OUT}	Available Output Current					3500	mA
V_{DC3OUT}	Output Voltage Range			0.5		1.54	V
V_{DC3_STEP}	Output Voltage Step		$V_{DC3OUT} = 0.5 \sim 1.2V$			10	mV/step
			$V_{DC3OUT} = 1.22 \sim 1.54V$			20	mV/step
V_{DC3_RIPPLE}	Output Voltage Ripple		PFM Mode	-30		+30	mV
			PWM Mode	-10		+10	mV
V_{DC3_ACC}	Output Voltage Accuracy	PFM	$V_{DC3OUT} \leq 1V$	-20		+40	mV
			$V_{DC3OUT} > 1V$	-2%		+4%	
		PWM	$V_{DC3OUT} \leq 1V$	-10		+15	mV
			$V_{DC3OUT} > 1V$	-1%		+1.5%	
V_{DC3_OVP}	Over Voltage Protection					130%*	V
						V_{DC3OUT}	
V_{DC3_UVP}	Under Voltage Protection					85%*	V
						V_{DC3OUT}	
DCDC4							
V_{IN4}	VIN4 Input Voltage			V_{OFF}		5.5	V
I_{VIN4}	Input Current	PFM Mode				60	uA
		$I_{DC4OUT} = 0$					
I_{DC4OUT}	Available Output Current					2000	mA
V_{DC4OUT}	Output Voltage Range			0.5		1.54	V
V_{DC4_STEP}	Output Voltage Step		$V_{DC4OUT} = 0.5 \sim 1.2V$			10	mV/step
			$V_{DC4OUT} = 1.22 \sim 1.54V$			20	mV/step
V_{DC4_RIPPLE}	Output Voltage Ripple		PFM Mode	-30		+30	mV
			PWM Mode	-10		+10	mV
V_{DC4_ACC}	Output Voltage Accuracy	PFM	$V_{DC4OUT} \leq 1V$	-20		+40	mV
			$V_{DC4OUT} > 1V$	-2%		+4%	
		PWM	$V_{DC4OUT} \leq 1V$	-10		+15	mV
			$V_{DC4OUT} > 1V$	-1%		+1.5%	
V_{DC4_OVP}	Over Voltage Protection					130%*	V
						V_{DC4OUT}	
V_{DC4_UVP}	Under Voltage Protection					85%*	V
						V_{DC4OUT}	

DCDC5							
V _{IN5}	VIN5 Input Voltage		V _{OFF}		5.5	V	
I _{VIN5}	Input Current	PFM Mode I _{DC3OUT} = 0		60		uA	
I _{DC5OUT}	Available Output Current			2000		mA	
V _{DC5OUT}	Output Voltage Range		0.8		1.84	V	
V _{DC5_STEP}	Output Voltage Step	V _{DC5OUT} = 0.8~1.12V		10		mV/step	
		V _{DC5OUT} = 1.14~1.84V		20		mV/step	
V _{DC5_RIPPLE}	Output Voltage Ripple	PFM Mode	-30		+30	mV	
		PWM Mode	-10		+10	mV	
V _{DC5_ACC}	Output Voltage Accuracy	PFM	V _{DC5OUT} ≤ 1V	-20		+40	mV
			V _{DC5OUT} > 1V	-2%		+4%	
		PWM	V _{DC5OUT} ≤ 1V	-10		+15	mV
			V _{DC5OUT} > 1V	-1%		+1.5%	
V _{DC5_OVP}	Over Voltage Protection			130%*		V	
V _{DC5_UVP}	Under Voltage Protection			85%*		V	
					V _{DC5OUT}		
					V _{DC5OUT}		
DCDC6							
V _{IN6}	VIN6 Input Voltage		V _{OFF}		5.5	V	
I _{VIN6}	Input Current	PFM Mode I _{DC3OUT} = 0		60		uA	
I _{DC6OUT}	Available Output Current			2000		mA	
V _{DC6OUT}	Output Voltage Range		0.5		3.4	V	
V _{DC6_STEP}	Output Voltage Step			100		mV/step	
V _{DC6_RIPPLE}	Output Voltage Ripple	PFM Mode	-30		+30	mV	
		PWM Mode	-10		+10	mV	
V _{DC6_ACC}	Output Voltage Accuracy	PFM	V _{DC6OUT} ≤ 1V	-20		+40	mV
			V _{DC6OUT} > 1V	-2%		+4%	
		PWM	V _{DC6OUT} ≤ 1V	-25		+25	mV
			V _{DC6OUT} > 1V	-2.5%		+2.5%	
V _{DC6_OVP}	Over Voltage Protection	V _{DC6OUT} < 1.5V			130%*		
		V _{DC6OUT} ≥ 1.5V			120%*		
V _{DC6_UVP}	Under Voltage Protection			85%*		V	
					V _{DC6OUT}		
					V _{DC6OUT}		
RTCLDO							
V _{RTCLDO}	Output Voltage	I _{RTC_VCC} = 1mA	-2.5%	1.8/ 3.3	2.5%	V	
I _{RTCLDO}	Output Current			100		mA	

ALDO						
V _{ALDOIN}	ALDOIN Input Voltage		V _{OFF}		5.5	V
ALDO1						
V _{ALDO1}	Output Voltage Range	I _{ALDO1} =1mA	0.7		3.3	V
V _{ALDO1_STEP}	Output Voltage Step			100		mV/step
V _{ALDO1_ACC}	Output Voltage Accuracy	V _{ALDO1} =1.8V	-2.5%		+2.5%	
I _{ALDO1}	Output Current			600		mA
I _Q	Quiescent Current			120		μA
*PSRR	Power Supply Rejection Ratio	V _{ALDO1} =1.8V, I _{ALDO1} =10mA, 1kHz	82.3	90.7		dB
*e _N	Output Noise,0-80kHz	V _{ALDO1} =1.8V, I _{ALDO1} =10mA		21.2	24.4	μV _{RMS}
ALDO2						
V _{ALDO2}	Output Voltage Range	I _{ALDO2} =1mA	0.7		3.3	V
V _{ALDO2_STEP}	Output Voltage Step			100		mV/step
V _{ALDO2_ACC}	Output Voltage Accuracy	V _{ALDO2} =3V	-1.5%		+1.5%	
I _{ALDO2}	Output Current			300		mA
I _Q	Quiescent Current			70		μA
*PSRR	Power Supply Rejection Ratio	V _{ALDO2} =1.8V, I _{ALDO2} =10mA, 1kHz	49.8	52.6		dB
*e _N	Output Noise,0-80kHz	V _{ALDO2} =1.8V, I _{ALDO2} =10mA		66	75.8	μV _{RMS}
ALDO3						
V _{ALDO3}	Output Voltage Range	I _{ALDO3} =1mA	0.7		3.3	V
V _{ALDO3_STEP}	Output Voltage Step			100		mV/step
V _{ALDO3_ACC}	Output Voltage Accuracy	V _{ALDO3} =1.8V	-1.5%		+1.5%	
I _{ALDO3}	Output Current			200		mA
I _Q	Quiescent Current			70		μA
*PSRR	Power Supply Rejection Ratio	V _{ALDO3} =1.8V, I _{ALDO3} =10mA, 1kHz	49.8	52.6		dB
*e _N	Output Noise,0-80kHz	V _{ALDO3} =1.8V, I _{ALDO3} =10mA		65.6	74.3	μV _{RMS}
ALDO4						
V _{ALDO4}	Output Voltage Range	I _{ALDO4} =1mA	0.7		3.3	V
V _{ALDO4_STEP}	Output Voltage Step			100		mV/step
V _{ALDO4_ACC}	Output Voltage Accuracy	V _{ALDO4} =1.8V	-2.5%		+2.5%	
I _{ALDO4}	Output Current			300		mA
I _Q	Quiescent Current			70		μA
*PSRR	Power Supply Rejection Ratio	V _{ALDO4} =1.8V, I _{ALDO4} =10mA, 1kHz	82.3	90.7		dB

*e _N	Output Noise,0-80kHz	V _{ALDO4} =1.8V, I _{ALDO4} =10mA		21.5	25	μV _{RMS}
ALDO5						
V _{ALDO5}	Output Voltage Range	I _{ALDO5} =1mA	0.7		3.3	V
V _{ALDO5_STEP}	Output Voltage Step			100		mV/step
V _{ALDO5_ACC}	Output Voltage Accuracy	V _{ALDO5} =1.8V	-2.5%		+2.5%	
I _{ALDO5}	Output Current			300		mA
I _Q	Quiescent Current			70		μA
*PSRR	Power Supply Rejection Ratio	V _{ALDO5} =1.8V, I _{ALDO5} =10mA, 1kHz	82.3	90.7		dB
*e _N	Output Noise,0-80kHz	V _{ALDO5} =1.8V, I _{ALDO5} =10mA		21.5	25	μV _{RMS}
BLDO						
V _{BLDOIN}	BLDOIN Input Voltage		V _{OFF}		5.5	V
BLDO1						
V _{BLDO1}	Output Voltage Range	I _{BLDO1} =1mA	0.7		3.3	V
V _{BLDO1_STEP}	Output Voltage Step			100		mV/step
V _{BLDO1_ACC}	Output Voltage Accuracy	V _{BLDO1} =1.8V	-2.5%		+2.5%	
I _{BLDO1}	Output Current			300		mA
I _Q	Quiescent Current			70		μA
*PSRR	Power Supply Rejection Ratio	V _{BLDO1} =1.8V, I _{BLDO1} =10mA, 1kHz	40.7	49.6		dB
*e _N	Output Noise,0-80kHz	V _{BLDO1} =1.8V, I _{BLDO1} =10mA		78.5	86.3	μV _{RMS}
BLDO2						
V _{BLDO2}	Output Voltage Range	I _{BLDO2} =1mA	0.7		3.3	V
V _{BLDO2_STEP}	Output Voltage Step			100		mV/step
V _{BLDO2_ACC}	Output Voltage Accuracy	V _{BLDO2} =1.8V	-2.5%		+2.5%	
I _{BLDO2}	Output Current			500		mA
I _Q	Quiescent Current			80		μA
*PSRR	Power Supply Rejection Ratio	V _{BLDO2} =1.8V, I _{BLDO2} =10mA, 1kHz	37.2	48.8		dB
*e _N	Output Noise,0-80kHz	V _{BLDO2} =1.8V, I _{BLDO2} =10mA		82	92.5	μV _{RMS}
BLDO3						
V _{BLDO3}	Output Voltage Range	I _{BLDO3} =1mA	0.7		3.3	V
V _{BLDO3_STEP}	Output Voltage Step			100		mV/step
V _{BLDO3_ACC}	Output Voltage Accuracy	V _{BLDO3} =1.8V	-2.5%		+2.5%	
I _{BLDO3}	Output Current			300		mA
I _Q	Quiescent Current			70		μA


*PSRR	Power Supply Rejection Ratio	$V_{BLDO3}=1.8V$, $I_{BLDO3}=10mA$, 1kHz	40.7	49.6		dB
*e _N	Output Noise,0-80kHz	$V_{BLDO3}=1.8V$, $I_{BLDO3}=10mA$		79.5	86.3	μV_{RMS}
BLDO4						
V_{BLDO4}	Output Voltage Range	$I_{BLDO4}=1mA$	0.7		3.3	V
V_{BLDO4_STEP}	Output Voltage Step			100		mV/step
V_{BLDO4_ACC}	Output Voltage Accuracy	$V_{BLDO4}=1.8V$	-2.5%		+2.5%	
I_{BLDO4}	Output Current			400		mA
I_Q	Quiescent Current			70		μA
*PSRR	Power Supply Rejection Ratio	$V_{BLDO4}=1.8V$, $I_{BLDO4}=10mA$, 1kHz	37.2	48.8		dB
*e _N	Output Noise,0-80kHz	$V_{BLDO4}=1.8V$, $I_{BLDO4}=10mA$		82.1	92.4	μV_{RMS}
BLDO5						
V_{BLDO5}	Output Voltage Range	$I_{BLDO5}=1mA$	0.7		3.3	V
V_{BLDO5_STEP}	Output Voltage Step			100		mV/step
V_{BLDO5_ACC}	Output Voltage Accuracy	$V_{BLDO5}=1.1V$	-2.5%		+2.5%	
I_{BLDO5}	Output Current			600		mA
I_Q	Quiescent Current			90		μA
*PSRR	Power Supply Rejection Ratio	$V_{BLDO5}=1.8V$, $I_{BLDO5}=10mA$, 1kHz	36.5	48.6		dB
*e _N	Output Noise,0-80kHz	$V_{BLDO5}=1.8V$, $I_{BLDO5}=10mA$		83.8	96	μV_{RMS}
CLDO						
V_{CLDOIN}	CLDOIN Input Voltage		V_{OFF}		5.5	V
CLDO1						
V_{CLDO1}	Output Voltage Range	$I_{CLDO1}=1mA$	0.7		3.3	V
V_{CLDO1_STEP}	Output Voltage Step			100		mV/step
V_{CLDO1_ACC}	Output Voltage Accuracy	$V_{CLDO1}=1.8V$	-2.5%		+2.5%	
I_{CLDO1}	Output Current			200		mA
I_Q	Quiescent Current			70		μA
*PSRR	Power Supply Rejection Ratio	$V_{CLDO1}=1.8V$, $I_{CLDO1}=10mA$, 1kHz	43.7	50.4		dB
*e _N	Output Noise,0-80kHz	$V_{CLDO1}=1.8V$, $I_{CLDO1}=10mA$		80.6	89.7	μV_{RMS}
CLDO2						
V_{CLDO2}	Output Voltage Range	$I_{CLDO2}=1mA$	0.7		3.3	V
V_{CLDO2_STEP}	Output Voltage Step			100		mV/step
V_{CLDO2_ACC}	Output Voltage Accuracy	$V_{CLDO2}=1.1V$	-2.5%		+2.5%	

I_{CLDO2}	Output Current			200		mA
I_Q	Quiescent Current			70		μ A
*PSRR	Power Supply Rejection Ratio	$V_{CLDO2}=1.8V,$ $I_{CLDO2}=10mA, 1kHz$	43.7	50.4		dB
* e_N	Output Noise,0-80kHz	$V_{CLDO2}=1.8V,$ $I_{CLDO2}=10mA$		80.6	89.7	μ V _{RMS}
CLDO3						
V_{CLDO3}	Output Voltage Range	$I_{CLDO3}=1mA$	0.7		3.3	V
V_{CLDO3_STEP}	Output Voltage Step			100		mV/step
V_{CLDO3_ACC}	Output Voltage Accuracy	$V_{CLDO3}=3.3V$	-2.5%		+2.5%	
I_{CLDO3}	Output Current			300		mA
I_Q	Quiescent Current			70		μ A
*PSRR	Power Supply Rejection Ratio	$V_{CLDO3}=1.8V,$ $I_{CLDO3}=10mA, 1kHz$	40.7	49.6		dB
* e_N	Output Noise,0-80kHz	$V_{CLDO3}=1.8V,$ $I_{CLDO3}=10mA$		78.6	86.3	μ V _{RMS}
CLDO4						
V_{CLDO4}	Output Voltage Range	$I_{CLDO4}=1mA$	0.7		4.2	V
V_{CLDO4_STEP}	Output Voltage Step			100		mV/step
V_{CLDO4_ACC}	Output Voltage Accuracy	$V_{CLDO4}=1.8V$	-2.5%		+2.5%	
I_{CLDO4}	Output Current			200		mA
I_Q	Quiescent Current			70		μ A
*PSRR	Power Supply Rejection Ratio	$V_{CLDO4}=1.8V,$ $I_{CLDO4}=10mA, 1kHz$	43.6	50.4		dB
* e_N	Output Noise,0-80kHz	$V_{CLDO4}=1.8V,$ $I_{CLDO4}=10mA$		86.1	100.6	μ V _{RMS}
CPUSLDO						
V_{CPUS}	Output Voltage	As reference of V_{DDR}		$V_{DDR}/2$		
		As General Purpose LDO, $I_{CPUS}=1mA$	0.7		1.4	V
V_{CPUS_STEP}	Output Voltage Step	As General Purpose LDO		50		mV/step
V_{CPUS_ACC}	Output Voltage Accuracy	$V_{CPUS}=1.1V$	-2.5%		+2.5%	
I_{CPUS}	Output Current	As reference of V_{DDR}		30		mA
		As General Purpose LDO		200		mA
I_Q	Quiescent Current	As General Purpose LDO		70		μ A
*PSRR	Power Supply Rejection Ratio	$V_{CPUS}=0.7V,$ $I_{CPUS}=10mA, 1kHz$	47	49.6		dB
* e_N	Output Noise,0-80kHz	$V_{CPUS}=0.7V,$		54.6	57	μ V _{RMS}



		$I_{CPUS}=10mA$			
SWOUT					
R_{SWOUT}	Internal Ideal Resistance	PIN to PIN		100	$m\Omega$

Note: The characteristics with symbol '*' are based on the results of simulation.



6.6 Typical Characteristics

Table 6-1 Typical Characteristics

DCDC1 Efficiency VS Different Load	Figure 6-1
DCDC2 Efficiency VS Different Load	Figure 6-2
DCDC3 Efficiency VS Different Load	Figure 6-3
DCDC4 Efficiency VS Different Load	Figure 6-4
DCDC5 Efficiency VS Different Load	Figure 6-5
DCDC6 Efficiency VS Different Load	Figure 6-6




Figure 6-1 DCDC1 Efficiency VS Different Load




Figure 6-2 DCDC2 Efficiency VS Different Load




Figure 6-3 DCDC3 Efficiency VS Different Load




Figure 6-4 DCDC4 Efficiency VS Different Load




Figure 6-5 DCDC5 Efficiency VS Different Load




Figure 6-6 DCDC6 Efficiency VS Different Load

7. Detail Description


7.1 Overview

AXP853T is a highly integrated power management IC targeting at applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control.


AXP853T supports 23 channel power outputs(including 6 channel DCDC).To ensure the security and stability of the power system, AXP853T integrates protection circuits such as over-voltage protection(OVP), under-voltage protection(UVP) and over-temperature protection(OTP).

AXP853T provides a fast interface(Two Wire Serial Interface, TWIS) for system to dynamically adjust output voltages, enable power outputs and configure interrupt condition.

AXP853T is available in 6mm x 6mm 52-pin QFN package.



7.2 Function Block Diagram



7.3 Serial Interface Communication

AXP853T supports TWSI protocol and performs as a TWSI slave device with address 0x36 or 0x37 (7 bits) by customer. When AXP853T powers on, SCK/SDA pin of TWSI will be pulled up to IO Power and then Host can adjust and monitor AXP853T with rich feedback information.

Note: "Host" here refers to system processor.

7.4 Power On/Off & Reset

PMIC has power off and power on status. When at off state, all voltage outputs are turned off except RTCLDO and VREF. At this time, the total power consumption is typically 30uA.

Power on-off Key (POK)

EN/PWRON pin can be configured as PWRON pin or EN pin by customization. The default is PWRON pin. The Power on-off Key (POK) can be connected between PWRON pin and GND of AXP853T. AXP853T can automatically identify the four status(Long-press ,Short-press ,Negative edge, Positive edge) and then correspond respectively.

Power on

1.When EN/PWRON pin is customized as PWRON pin, power on sources include:

- (1).POK. AXP853T can be powered on by pressing and holding POK for a period of time that longer than "ONLEVEL".
- (2).ALDOINGOOD low go high. The function can be configured by customization.
- (3).IRQ Low level. When REG1FH[7]=1 and IRQ pin is low level for more than 16ms, AXP853T will be powered on

2.When EN/PWRON pin is customized as EN pin , AXP853T can be powered on by EN pin from low to high(>0.6V).

After power on, DC-DC and LDO will be soft booted in preset timing sequence.




Figure 7-1 Power On Sequence

Power Off

1. When EN/PWRON pin is customized as PWRON pin, power off sources include:

- (1). POK. AXP853T can be powered off by pressing and holding POK for a period of time that longer than "OFFLEVEL". The function can be configured by REG36H[3] and REG36H[2] decides whether the PMIC auto turns on or not when it shuts down after OFFLEVEL POK.
- (2). Write "1" to REG32H[7].
- (3). ALDOINGOOD high go low. When $ALDOIN < VOFF$ or $ALDOIN > 5.8V$, AXP853T will be powered off. The default of VOFF is 2.6V which can be configured by REG1FH[5:3].
- (4). The output voltage of DCDC is 15% lower than the setting value. The function can be configured by REG1EH[6:1].
- (5). The output voltage of DCDC is much larger than their setting. The function can be configured by REG1EH[0].
- (6). Die temperature is over the warning level2(125°C). The function can be configured by REG32H[1].

2. When EN/PWRON pin is customized as EN pin, AXP853T can be powered off by EN pin from high to low.




Figure 7-2 Power Off Sequence

Sleep and wakeup


When the running system needs to enter Sleep mode, Maybe one or several power outputs should be disabled or changed to other voltage. Wakeup can be initiated by the following sources:

1. Software wakeup (REG31H[5] is set to 1)
2. POK negative edge IRQ(EN/PWRON pin is configured as PWRON pin and REG41H[3] is set to 1)
3. POK long press IRQ(EN/PWRON pin is configured as PWRON pin and REG41H[0] is set to 1)
4. IRQ pin wakeup(REG1FH[7]=1 and IRQ pin is low level for more than 16ms)
5. Wakeup pin input(REG2BH[6:5]=11 and the active level is detected; the active level can be configured by REG2BH[7])

These sources will make the all PMIC power outputs resume to the default voltage or the setting voltage, which is

configured by REG31H[6], and all shutdown powers will resume by the startup sequence. The voltage can be set at any time before wakeup.

See the control process under sleep and wakeup modes as below:



Reset

The PMIC has system reset and power on reset.

- System reset

System reset means the registers will be reset when PMIC powers off. When at system reset state, all voltage outputs are turned off except RTCLDO and VREF. There are two ways of system reset.

(1).PWROK drive low.

The PWROK pin can be used as the reset signal of application system. During AXP853T startup, PWROK outputs low level, which will be pulled up to startup the system after output voltage reaches the regulated value.

When application system works normally, If the PWROK pin is driven low by external key or other reasons, the PMIC will be restarted. The function can be configured by REG32H[4].

(2).Write "1" to REG32H[6] to restart the PMIC.

- Power on reset

Power on reset means the registers will be reset when ALDO1N voltage drops below 2.1V. When at power on reset state, all voltage outputs are turned off including RTCLDO and VREF. There are two ways of power on reset.

- (1).POK. Press and hold POK for a period of time that longer than 16s. The function is configured by REG32H[0].
- (2).Remove the power and then power on again.

7.5 Multi-Power Outputs

The following table has listed the multi-power outputs and their functions of AXP853T.

Output Path	Type	Default Voltage (Customizable)	Startup Sequence (Customizable)	Application Suggestion	Load Capacity(Max)
DCDC1	BUCK	3.3V	3	IO/USB	2000mA
DCDC2	BUCK	0.9V	2	CPU	3500mA
DCDC3	BUCK	0.9V	1	SYS	3500mA
DCDC4	BUCK	0.9V	OFF	GPU	2000mA
DCDC5	BUCK	1.1V	3	DRAM	2000mA
DCDC6	BUCK	0.7V	OFF	N/A	2000mA
ALDO1	LDO	1.8V	3	N/A	600mA
ALDO2	LDO	1.8V	2	N/A	300mA
ALDO3	LDO	2.5V	2	N/A	200mA
ALDO4	LDO	1.8V	2	N/A	300mA
ALDO5	LDO	2.8V	OFF	N/A	300mA
BLDO1	LDO	1.8V	OFF	N/A	300mA
BLDO2	LDO	3.3V	OFF	N/A	500mA
BLDO3	LDO	3.3V	OFF	N/A	300mA
BLDO4	LDO	1.2V	OFF	N/A	400mA
BLDO5	LDO	1.2V	OFF	N/A	600mA
CLDO1	LDO	3.3V	OFF	N/A	200mA
CLDO2	LDO	0.9V	OFF	N/A	200mA
CLDO3	LDO	0.7V	OFF	N/A	300mA
CLDO4	LDO	1.8V	OFF	N/A	200mA
VCPUS	LDO	0.7V	OFF	CPU/Reference of DDR	200mA
RTC-LDO	LDO	1.8V	Always on	RTC	100mA
DC1SW	Switch	OFF	OFF	N/A	1000mA

AXP853T includes six synchronous step-down DCDCs, sixteen LDOs and one switch. The work frequency of DC-DC is 3MHz. External small inductors and capacitors can be connected. In addition, 6-ch DCDCs can be set in fixed PWM mode or auto mode (automatically switchable according to the load). See register REG1BH.

DCDC2/3/4/5 has DVM enable option. In DVM mode, when there is a change in the output voltage, DCDC will change to the new targeted value step by step. It supports two kinds of DVM slope:1step/15.625us and 1step/31.250us. The slope can be chosen by REG1AH[5].

DCDC2 and DCDC3 as well as DCDC4 and DCDC6 can be configured as dual phase DCDC to meet the high current requirement. When DCDC2/3 and DCDC4/6 are working as dual phase DCDC, the parameter setting is only controlled by the registers of DCDC2 and DCDC4.

DCDC5 voltage configuration is depended on the DC5SET pin and customization. When the DC5SET pin is connected to RTCLDO, the default output is 1.5V. When a resistor(Rs) is connected between the DC5SET pin and GND, the default output is 1.1V. When DC5SET pin is connected to GND, the default output is 1.2V. When the DC5SET pin is floating, the default output is depended on customization.

DC5SET	GND	RTCLDO	Rs (20K~200K)	floating
Default voltage of DCDC5	1.2V	1.5V	1.1V	Customization

AXP853T can configure the default voltage, the startup sequence and other control of all power output.

Startup sequence: The startup sequence has eight levels from 0 to 7. When the sequence is 0, it means the output is booted at the first step. When the sequence code is 1, it means the output is booted at the second step. When the sequence is 7, it means the output is not booted.

Default voltage setting: The default voltage of each channel can be set to each step within the output range.

7.6 Multi-Function Pin Description

EN/PWRON

EN/PWRON can be configured as EN pin or PWRON PIN by customization. When it is configured as PWRON pin, a Power on-off Key (POK) can be connected between PWRON pin and GND. When it is configured as EN pin, it can be used for dial switch.

CLDO4/GPIO2

It can be configured as LDO or GPIO. Please refer to REG2CH[2:0] Instruction for details.

CLDO3/GPIO1/WAKEUP

It can be configured as LDO or GPIO or WAKEUP pin. Please refer to REG2BH[6:5] Instruction for details.

7.7 Interrupt

PMIC Interrupt Controller monitors the trigger events such as over voltage, PWRON pin signal, over temperature and so on. When the events occur and their IRQ enable bits are set to 1 (Refer to registers REG40H and REG41H), corresponding IRQ status will be set to 1 (Refer to registers REG48H and REG49H), and IRQ pin (open drain) will be pulled down. When host detects triggered IRQ signal, host will scan through the IRQ Status registers and respond accordingly. Meanwhile, Host will reset the IRQ status by writing "1" to status bit.

The input edge IRQ of GPIO will only function when CLDO3/GPIO1/WAKEUP and CLDO4/GPIO2 are set as GPIO.

Bit	IRQ	DESCRIPTION
REG48_[7]	IRQ1	DCDC6 under voltage
REG48_[6]	IRQ2	DCDC5 under voltage

REG48_[5]	IRQ3	DCDC4 under voltage
REG48_[4]	IRQ4	DCDC3 under voltage
REG48_[3]	IRQ5	DCDC2 under voltage
REG48_[2]	IRQ6	DCDC1 under voltage
REG48_[1]	IRQ7	IC temperature over level2
REG48_[0]	IRQ8	IC temperature over level1
REG49_[5]	IRQ9	GPIO2 IRQ
REG49_[4]	IRQ10	POK positive edge
REG49_[3]	IRQ11	POK negative edge
REG49_[2]	IRQ12	GPIO1 IRQ
REG49_[1]	IRQ13	POK short press
REG49_[0]	IRQ14	POK long press

7.8 Register

7.8.1 Register List

Address	Description	R/W	Default
00	Power ON Source	R	
04-07	4 data buffers	R/W	00H
10	on-off control1	R/W	17H
11	on-off control2	R/W	0FH
12	on-off control3	R/W	00H
13	DCDC1 Voltage control	R/W	12H
14	DCDC2 Voltage control	R/W	28H
15	DCDC3 Voltage control	R/W	28H
16	DCDC4 Voltage control	R/W	28H
17	DCDC5 Voltage control	R/W	1EH
18	DCDC6 Voltage control	R/W	02H
19	ALDO1 Voltage control	R/W	0BH
1A	DCDC mode control1	R/W	00H
1B	DCDC mode control2	R/W	00H
1E	output monitor control & off discharge	R/W	81H
1F	IRQ & PWROK & Voff setting	R/W	07H
20	ALDO2 Voltage control	R/W	0BH
21	ALDO3 Voltage control	R/W	12H
22	ALDO4 Voltage control	R/W	0BH
23	ALDO5 Voltage control	R/W	15H
24	BLDO1 Voltage control	R/W	0BH
25	BLDO2 Voltage control	R/W	1AH
26	BLDO3 Voltage control	R/W	1AH
27	BLDO4 Voltage control	R/W	05H
28	BLDO5 Voltage control	R/W	05H

Address	Description	R/W	Default
29	CLDO1 Voltage control	R/W	1AH
2A	CLDO2 Voltage control	R/W	02H
2B	CLDO3 voltage control & CLDO3/GPIO1/Wakeup control	R/W	00H
2C	CLDO4/GPIO2 control	R/W	00H
2D	CLDO4 Voltage control	R/W	0BH
2E	CPUSLDO Voltage control	R/W	00H
31	power wakeup CTRL	R/W	00H
32	power disable & power down sequence	R/W	24H
36	POK setting	R/W	59H
40	IRQ Enable1	R/W	03H
41	IRQ Enable2	R/W	03H
48	IRQ Status1	R/W	00H
49	IRQ Status2	R/W	00H

7.8.2 Register Description

REG 00H: Power ON source indication

Reset: system reset

Bit	Description	R/W
7-6	Reserved	R
5	Startup by ALDOINGOOD from L to H when EN is High	R
4	Startup by EN from L to H when ALDOINGOOD is High	R
3	Startup by IRQ pin	R
2	Startup by PWRON Press	R
1	Reserved	R
0	Startup by ALDOIN from L to H	R

REG 04H-07H: 4 Data Buffers

Default: 00H

Reset: Power on reset

REG 10H: Output power on-off control 1

Default: 17H

Reset: system reset

Bit	Description		R/W	Default
7-6	Reserved		RW	0
5	DCDC-6 on-off control	0-off; 1-on	RW	0
4	DCDC-5 on-off control	0-off; 1-on	RW	1
3	DCDC-4 on-off control	0-off; 1-on	RW	0
2	DCDC-3 on-off control	0-off; 1-on	RW	1
1	DCDC-2 on-off control	0-off; 1-on	RW	1
0	DCDC-1 on-off control	0-off; 1-on	RW	1

REG 11H: Output power on-off control 2

Default: 0FH

Reset: system reset

Bit	Description		R/W	Default
7	BLDO3 on-off control	0-off; 1-on	RW	0
6	BLDO2 on-off control	0-off; 1-on	RW	0
5	BLDO1 on-off control	0-off; 1-on	RW	0
4	ALDO5 on-off control	0-off; 1-on	RW	0
3	ALDO4 on-off control	0-off; 1-on	RW	1
2	ALDO3 on-off control	0-off; 1-on	RW	1
1	ALDO2 on-off control	0-off; 1-on	RW	1
0	ALDO1 on-off control	0-off; 1-on	RW	1

REG 12H: Output power on-off control 3

Default: 00H

Reset: system reset

Bit	Description		R/W	Default
7	Switch on-off control	0-off; 1-on	RW	0
6	CPUSLDO on-off control	0-off; 1-on	RW	0
5	CLDO4 on-off control	0-off; 1-on	RW	0
4	CLDO3 on-off control	0-off; 1-on	RW	0
3	CLDO2 on-off control	0-off; 1-on	RW	0
2	CLDO1 on-off control	0-off; 1-on	RW	0
1	BLDO5 on-off control	0-off; 1-on	RW	0
0	BLDO4 on-off control	0-off; 1-on	RW	0

REG 13H: DC/DC 1 voltage control

Default: 12H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	DCDC-1 voltage setting bit4-0, default is 3.3V: 1.5~3.4V, 100mV/step, 20steps	RW	10010

REG 14H: DC/DC 2 voltage control

Default: 28H

Reset: system reset

Bit	Description	R/W	Default
7	Reserved	RW	0
6-0	DCDC-2 voltage setting bit6-0, default is 0.9V: 0.5~1.2V, 10mV/step, 71steps 1.22~1.54V, 20mV/step, 17steps	RW	0101000

REG 15H: DC/DC 3 voltage control

Default: 28H

Reset: system reset

Bit	Description	R/W	Default
7	Reserved	RW	0
6-0	DCDC-3 voltage setting bit6-0, default is 0.9V: 0.5~1.2V, 10mV/step, 71steps 1.22~1.54V, 20mV/step, 17steps	RW	0101000

REG 16H: DC/DC 4 voltage control

Default: 28H

Reset: system reset

Bit	Description	R/W	Default
7	Reserved	RW	0
6-0	DCDC-4 voltage setting bit6-0, default is 0.9V: 0.5~1.2V, 10mV/step, 71steps 1.22~1.54V, 20mV/step, 17steps	RW	0101000

REG 17H: DC/DC 5 voltage control

Default: 1EH

Reset: system reset

Bit	Description	R/W	Default
7	Reserved	RW	0
6-0	DCDC-5 voltage setting bit6-0, default is 1.1V: 0.8~1.12V, 10mV/step, 33steps 1.14~1.84V, 20mV/step, 36steps	RW	0011110

REG 18H: DC/DC 6 voltage control

Default: 02H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	DCDC-6 voltage setting bit4-0, default is 0.7V: 0.5~3.4V, 100mV/step, 30steps	RW	00010

REG 19H: ALDO1 voltage control

Default: 0BH

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	ALDO1 voltage setting bit4-0, default is 1.8V: 0.7~3.3V, 100mV/step, 27steps	RW	01011

REG 1AH: DCDC mode control 1

Revision 1.1

Copyright © 2020 X-Powers Limited. All Rights Reserved

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7	DCDC 4&6 poly-phase control 0: no poly-phase; 1: poly-phase	RW	0
6	DCDC 2&3 poly-phase control 0: no poly-phase; 1: poly-phase	RW	0
5	DCDC DVM voltage ramp control		
	0: 1step/15.625us 1: 1step/31.250us	RW	0
4	Reserved	RW	0
3	DCDC-5 DVM on-off control		
	0: disable	RW	0
2	DCDC-4 DVM on-off control		
	1: enable	RW	0
1	DCDC-3 DVM on-off control	RW	0
0	DCDC-2 DVM on-off control	RW	0

REG 1BH: DCDC mode control 2

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-6	Reserved	RW	0
5	DCDC-6 PFM/PWM control		
	0: auto switch	RW	0
4	DCDC-5 PFM/PWM control		
	1: always PWM	RW	0
3	DCDC-4 PFM/PWM control	RW	0
2	DCDC-3 PFM/PWM control	RW	0
1	DCDC-2 PFM/PWM control	RW	0
0	DCDC-1 PFM/PWM control	RW	0

REG 1EH: Output monitor control & Discharge

Default: 81H

Reset: Power on reset

Bit	Description	R/W	Default
7	Internal off-Discharge enable for Buck & LDO & SWITCH 0: disable 1: enable	RW	1
6	DCDC-6 85% low voltage turn off PMIC function 0: disable 1: enable	RW	0
5	DCDC-5 85% low voltage turn off PMIC function 0: disable 1: enable	RW	0
4	DCDC-4 85% low voltage turn off PMIC function 0: disable 1: enable	RW	0
3	DCDC-3 85% low voltage turn off PMIC function 0: disable 1: enable	RW	0
2	DCDC-2 85% low voltage turn off PMIC function 0: disable 1: enable	RW	0

REG 23H: ALDO5 voltage control

Default: 15H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	ALDO5 voltage setting bit4-0, default is 2.8V: 0.7~3.3V, 100mV/step, 27steps	RW	10101

REG 24H: BLDO1 voltage control

Default: 0BH

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	BLDO1 voltage setting bit4-0, default is 1.8V: 0.7~3.3V, 100mV/step, 27steps	RW	01011

REG 25H: BLDO2 voltage control

Default: 1AH

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	BLDO2 voltage setting bit4-0, default is 3.3V: 0.7~3.3V, 100mV/step, 27steps	RW	11010

REG 26H: BLDO3 voltage control

Default: 1AH

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	BLDO3 voltage setting bit4-0, default is 3.3V: 0.7~3.3V, 100mV/step, 27steps	RW	11010

REG 27H: BLDO4 voltage control

Default: 05H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	BLDO4 voltage setting bit4-0, default is 1.2V: 0.7~3.3V, 100mV/step, 27steps	RW	00101

REG 28H: BLDO5 voltage control

Default: 05H

Reset: system reset

Revision 1.1

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	BLDO5 voltage setting bit4-0, default is 1.2V: 0.7~3.3V, 100mV/step, 27steps	RW	00101

REG 29H: CLDO1 voltage control

Default: 1AH

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	CLDO1 voltage setting bit4-0, default is 3.3V: 0.7~3.3V, 100mV/step, 27steps	RW	11010

REG 2AH: CLDO2 voltage control

Default: 02H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	0
4-0	CLDO2 voltage setting bit4-0, default is 0.9V: 0.7~3.3V, 100mV/step, 27steps	RW	00010

REG 2BH: CLDO3 voltage control & CLDO3 /GPIO1/Wakeup control

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7	When REG2B[6:5]= 11, the active level: 0: low active 1: high active	RW	0
6-5	CLDO3/GPIO1/Wakeup pin function control: 00: CLDO3 01: GPIO1, Output low 10: GPIO1, Output high, high level set by REG2B[4:0],1.25V~3.3V 11: Wakeup, Input, threshold voltage is 1.2V	RW	00
4-0	CLDO3 voltage setting(GPIO1 high level) bit4-0, default is 0.7V: 0.7~3.3V, 100mV/step, 27steps	RW	00000

REG 2CH: CLDO4/GPIO2

Default: 00H

Reset: bit[2] power on reset, others system reset

Bit	Description	R/W	Default
7-4	Reserved	RW	0
3	When REG2C[2:0]=011, the GPIO2 input edge trigger IRQ setting	RW	0

	0: the negative edge 1: high positive edge		
2-0	CLDO4/GPIO2 pin function control: 000: CLDO4 001: GPIO2, Output low 010: GPIO2, Output high, high level set by REG2D[5:0], 1.25V~3.3V 011: GPIO2, Input, threshold voltage is 1.2V 100~101: Reserved 110~111: floating	RW	000

REG 2DH: CLDO4 voltage control

Default: 0BH

Reset: system reset

Bit	Description	R/W	Default
7-6	Reserved	RW	0
5-0	CLDO4 voltage setting (GPIO2 high level) bit5-0, default is 1.8V: 0.7~4.2V, 100mV/step, 36steps	RW	001011

REG 2EH: CPUSLDO voltage control

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-4	Reserved	RW	0
3-0	CPUSLDO voltage setting bit3-0, default is 0.7V: 0.7~1.4V, 50mV/step, 15steps; VDDR/2, 0b'1111.	RW	0000

REG 31H: Power wakeup CTRL

Default: 00H

Reset: bit[3] is System reset, the others is Power on reset

Bit	Description	R/W	Default
7	PWROK drive low or not when Power wake up and REG31[3]=1. 0: not drive low 1: drive low in wake up period	RW	0
6	Voltage recovery control when AXP853T wakeup 0: recovery to the default 1: Do nothing to the voltage	RW	0
5	Soft Power wakeup, write 1 to this bit, the output power will be waked up, and this bit will clear itself	RW	0
4	Control bit for IRQ output and wake up trigger when reg31[3] is 1 0 : IRQ pin is masked and IRQ can wake up AXP853T 1 : IRQ pin is normal and IRQ can not wake up AXP853T	RW	0
3	Enable bit for the function that output power be waked up by REG31_[5]、POKNIRQ、POKLIRQ、 or IRQ pin is Low. 0: Wakeup function Off	RW	0

	1: Wakeup function On It self-clear after wakeup		
2-0	Reserved	RW	0

REG 32H: Power disable & Power down sequence

Default: 24H

Reset: bit [7:6] is System reset, the others is Power on reset

Bit	Description	R/W	Default
7	Power disable control. Write 1 to this bit will power off the PMIC, and this bit will clear itself	RW	0
6	Host restart the PMIC and clear itself	RW	0
5	Enable for PMIC to monitor the status of PWROK pin to judge whether PMIC starts up normally 0: disable 1: enable	RW	1
4	Enable to restart the PMIC by PWROK drive low 0: disable 1: enable	RW	0
3	Output power down sequence control 0: at the same time 1: the reverse of the start up sequence	RW	0
2	Die temperature detect enable 0 : disable 1: enable	RW	1
1	The PMIC shut down or not when die temperature is over the warning level 2 0: not shutdown 1: shutdown	RW	0
0	Enable for 16s POK to power on reset 0: disable 1: enable	RW	0

REG 36H: POK setting

Default: 59H

Reset: bit3 is System reset, the others is Power on reset

Bit	Description	R/W	Default
7-6	ONLEVEL setting 00: 128ms 01: 1s 10: 2s 11: 3s	RW	01
5-4	IRQLEVEL setting 00: 1s 01: 1.5s 10: 2s 11: 2.5s	RW	01
3	Enable bit for the function which will shut down the PMIC when POK is larger than OFFLEVEL 0: disable 1: enable	RW	1
2	The PMIC auto turn on or not when it shut down after OFFLEVEL POK 0: not turn on 1: auto turn on	RW	0
1-0	OFFLEVEL setting 00: 4s 01: 6s 10: 8s 11: 10s	RW	01

REG 40H: IRQ Enable1

Default: 03H

Revision 1.1

Reset: System reset

Bit	Description	R/W	Default
7	Voltage of DCDC-6 is under 85% of setting IRQ enable	RW	0
6	Voltage of DCDC-5 is under 85% of setting IRQ enable	RW	0
5	Voltage of DCDC-4 is under 85% of setting IRQ enable	RW	0
4	Voltage of DCDC-3 is under 85% of setting IRQ enable	RW	0
3	Voltage of DCDC-2 is under 85% of setting IRQ enable	RW	0
2	Voltage of DCDC-1 is under 85% of setting IRQ enable	RW	0
1	Die temperature is over the warning level 2 IRQ enable	RW	1
0	Die temperature is over the warning level 1 IRQ enable	RW	1

REG 41H: IRQ Enable2

Default: 03H

Reset: System reset

Bit	Description	R/W	Default
7-6	Reserved	RW	0
5	GPIO2 IRQ enable	RW	0
4	POKPIRQ enable	RW	0
3	POKNIRQ enable	RW	0
2	GPIO1 IRQ enable	RW	0
1	POKSIRQ enable	RW	1
0	POKLIRQ enable	RW	1

REG 48H: IRQ Status1

Default: 00H

Reset: System reset

Bit	Description	R/W	Default
7	Voltage of DCDC-6 is under 85% of setting, write 1 to this bit or the output rise to normal will clear it	RW	0
6	Voltage of DCDC-5 is under 85% of setting, write 1 to this bit or the output rise to normal will clear it	RW	0
5	Voltage of DCDC-4 is under 85% of setting, write 1 to this bit or the output rise to normal will clear it	RW	0
4	Voltage of DCDC-3 is under 85% of setting, write 1 to this bit or the output rise to normal will clear it	RW	0
3	Voltage of DCDC-2 is under 85% of setting, write 1 to this bit or the output rise to normal will clear it	RW	0
2	Voltage of DCDC-1 is under 85% of setting, write 1 to this bit or the output rise to normal will clear it	RW	0
1	Die temperature is over the warning level 2 Write 1 to it or temperature drop to level 2 will clear it	RW	0
0	Die temperature is over the warning level 1 Write 1 to it or temperature drop to level 1 will clear it	RW	0

REG 49H: IRQ Status2

Default: 00H

Reset: System reset

Bit	Description	R/W	Default
7-6	Reserved	RW	0
5	GPIO2 IRQ, write 1 to it will clear it	RW	0
4	POKPIRQ, write 1 to it will clear it	RW	0
3	POKNIRQ, write 1 to it will clear it	RW	0
2	GPIO1IRQ, write 1 to it will clear it	RW	0
1	POKSIRQ, write 1 to it will clear it	RW	0
0	POKLIIRQ, write 1 to it will clear it	RW	0

8. Application Information

8.1 DCDC/LDO Design

1. Output capacitance of LDO is not smaller than 4.7uF.
2. For unused LDO, the output pin just stays floating and does not need an external capacitor.
3. Each DCDC uses a 1uH inductor. Its saturation current of inductor should be 30% higher than the load current, and the internal resistance is less than 30mohm.
4. Output capacitance of each DCDC is not smaller than 22uF.
5. layout : Inductors of DCDC are close to PMIC, output capacitors are close to inductors and input inductors are close to input pins.


8.2 Internal LDO Design

1. VREF is a high accuracy reference voltage of AXP853T. Connect a 1uF capacitor to VREF pin to ensure the accuracy of all output voltage. The capacitor should be close to VREF pin and away from DCDC to avoid interference.

8.3 IO Design

1. TWSI: Pull up SDA and SCK to a source, such as RTCLDO.
2. Pull up IRQ with a 4.7k Ω resistor to a source, such as RTCLDO.
3. If the system needs a reset key, just connect a key between PWROK pin and GND.
4. Connect the PWRON key between PWRON pin and GND directly.


8.4 Typical Application



9. PCB Layout Guideline

Line width of high current path such as power input and output need to be widened to reduce line impedance, voltage drop and loss.

- Line width of DCDC input and output: $\geq 120\text{mil}$; In particular, Line width of SWOUT: $\geq 30\text{mil}$.
- Feedback line of DCDC1 provides power to SWOUT, line width: $\geq 50\text{mi}$.
- Line width of LDO input: $\geq 80\text{mil}$; Line width of output depends on load current.



10 Package and Ordering Information

10.1 Package Information

AXP853T package is QFN6*6, 52-pin. Figure 10-1 shows AXP853T package.




Figure 10-1 Package Information

10.2 Marking information

Figure 10-2 shows AXP853T marking.



Figure 10-2 AXP853T Marking

Table 10-1 describes AXP853T marking information.

Table 10-1 AXP853T Marking Definitions

No.	Marking	Description	Fixed/Dynamic
1	AXP853T	Product name	Fixed
2	LLLLBA	Lot number	Dynamic
3	XXX1	Date code	Dynamic
4		X-POWERS logo	Fixed
5	White dot	Package pin 1	Fixed

10.3 Carrier

Table 10-2 shows AXP853T tray carrier information

Table 10-2 Tray Carrier Information

Item	Color	Size
Aluminum foil bags	Silvery white	540mm x 300mm x 0.14mm
Pearl cotton cushion(Vacuum bag)	White	12mm x 680mm x 185mm
Pearl cotton cushion (The Gap between vacuum bag and inside box)	White	Left-Right:12mm x 180mm x 85mm Front-Back:12mm x 350mm x 70mm
Inside Box	White	396mm x 196mm x 96mm
Outside Box	White	420mm x 410mm x 320mm

Figure 10-3 shows tray dimension drawing of AXP853T.




Figure 10-3 Tray Dimension Drawing

Table 10-3 shows AXP853T packing quantity.

Table 10-3 Packing Quantity Information

Type	Quantity	Part Number
Tray	490pcs/Tray 10trays/Package	AXP853T

10.4 Storage

10.4.1 Moisture Sensitivity Level(MSL)

A package's MSL indicates its ability to withstand exposure after it is removed from its shipment bag, a low MSL device sample can be exposed on the factor floor longer than a high MSL device sample. ALL MSL are defined in Table 10-4.

Table 10-4 MSL Summary

MSL	Out-of-bag floor life	Comments
1	Unlimited	≤30°C /85%RH
2	1 year	≤30°C /60%RH
2a	4 weeks	≤30°C /60%RH
3	168 hours	≤30°C /60%RH
4	72 hours	≤30°C /60%RH
5	48 hours	≤30°C /60%RH
5a	24 hours	≤30°C /60%RH
6	Time on Label(TOL)	≤30°C /60%RH

AXP853T device samples are classified as MSL3.

10.4.2 Bagged Storage Conditions

The shelf life of AXP853T are defined in Table 10-5.

Table 10-5 Bagged Storage Conditions

Packing mode	Vacuum packing
Storage temperature	20°C ~26°C
Storage humidity	40%~60%RH
Shelf life	6 months

10.4.3 Out-of-bag Duration

It is defined by the device MSL rating. The out-of-bag duration of AXP853T is as follows.

Table 10-6 Out-of-bag Duration

Storage temperature	20°C ~26°C
Storage humidity	40%~60%RH
Moisture Sensitivity Level(MSL)	3
Floor life	168 hours

For no mention of storage rules in this document, please refer to the latest *IPC/JEDEC J-STD-020C*.

10.5 Baking

It is not necessary to bake AXP853T if the conditions specified in Section 10.4.2 and Section 10.4.3 have not been exceeded. It is necessary to bake AXP853T if any condition specified in Section 10.4.2 and Section 10.4.3 have been exceeded.

It is necessary to bake AXP853T if the storage humidity condition has been exceeded. We recommend that the device sample removed from its vacuum bag more than 2 days should be baked to guarantee production.

Table 10-7 Baking Conditions

Surrounding	Bake@125°C	Note
Nitrogen	8 hours	Recommended condition. Not exceed 3 times.
Air	2 hours	Acceptable condition. Not exceed 3 times.

CAUTION: If baking is required, the devices must be transferred into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature

11. Reflow Profile

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste.

Figure 11-1 shows the typical reflow profile of AXP853T device sample.




Figure 11-1 AXP853T Typical Reflow Profile

Reflow profile conditions of AXP853T device sample is given in Table 11-1.

Table 11-1 AXP853T Reflow Profile Conditions

QTI typical SMT reflow profile conditions (for reference only)		
	Step	Reflow condition
Environment	N2 purge reflow usage (yes/no)	Yes, N2 purge used
	If yes, O2 ppm level	O2 < 1500 ppm
A	Preheat ramp up temperature range	25°C -> 150°C
B	Preheat ramp up rate	1.5~2.5 °C /sec
C	Soak temperature range	150°C -> 190°C
D	Soak time	80~110 sec
E	Liquidus temperature	217°C
F	Time above liquidus	60-90 sec
G	Peak temperature	240-250°C
H	Cool down temperature rate	≤4°C /sec

Declaration

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF X-POWERS. REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF X-POWERS AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE PURCHASED PRODUCTS, SERVICES AND FEATURES ARE STIPULATED BY THE CONTRACT MADE BETWEEN X-POWERS AND THE CUSTOMER. PLEASE READ THE TERMS AND CONDITIONS OF THE CONTRACT AND RELEVANT INSTRUCTIONS CAREFULLY BEFORE USING, AND FOLLOW THE INSTRUCTIONS IN THIS DOCUMENTATION STRICTLY. X-POWERS ASSUMES NO RESPONSIBILITY FOR THE CONSEQUENCES OF IMPROPER USE(INCLUDING BUT NOT LIMITED TO OVERVOLTAGE, OVERCLOCK, OR EXCESSIVE TEMPERATURE)

THE INFORMATION FURNISHED BY X-POWERS IS PROVIDED JUST AS A REFERENCE OR TYPICAL APPLICATIONS. ALL STATEMENTS, INFORMATION, AND RECOMMENDATIONS IN THIS DOCUMENT DO NOT CONSTITUTE A WARRANTY OF ANY KIND, EXPRESS OR IMPLIED. X-POWERS RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE.

NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF X-POWERS. THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. X-POWERS SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. X-POWERS SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.